

Data Sheet July 1999 File Number 2292.4

19A, 100V, 0.200 Ohm, P-Channel Power MOSFET

This is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. It is a P-Channel enhancement mode silicon gate power field effect transistor designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17521.

Ordering Information

PART NUMBER	PACKAGE	BRAND		
IRFP9140	TO-247	IRFP9140		

NOTE: When ordering, use the entire part number.


Features

- 19A, 100V
- $r_{DS(ON)} = 0.200\Omega$
- Single Pulse Avalanche Energy Rated
- · SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- Linear Transfer Characteristics
- · High Input Impedance

Symbol



Packaging



IRFP9140

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	IRFP9140	UNITS
Drain to Source Voltage (Note 1)	-100	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	-100	V
Continuous Drain Current	-19	Α
T_{C} =100 $^{\circ}$ C	-12	Α
Pulsed Drain (Note 3)I _{DM}	-76	Α
Gate to Source VoltageV _{GS}	±20	V
Maximum Power Dissipation	150	W
Linear Derating Factor	1.2	W/oC
Single Pulse Avalanche Energy Rating	960	mJ
Operating and Storage Temperature	-55 to 150	oC
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	oC
Package Body for 10s, See Techbrief 334	260	oC

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$.

Electrical Specifications T_C = 25°C, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = -250μA, (Figure 10)		-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = -250μA	-2.0	-	-4.0	V
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = Rated BV_{DSS}, V_{GS} = 0V$	-	-	25	μΑ
		$V_{DS} = 0.8 \text{ x Rated BV}_{DSS}, V_{GS} = 0V, T_{J} = 125^{\circ}C$		-	250	μΑ
On-State Drain Current (Note 2)	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} MAX, V_{GS} = -10V$	-19	-	-	Α
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±20V	-	-	±100	nA
Drain to Source On Resistance (Note 2)	r _{DS(ON)}	V _{GS} = -10V, I _D = -10A, (Figures 8, 9)	-	0.14	0.20	Ω
Forward Transconductance (Note 2)	9fs	$V_{DS} \le -50V$, $I_D = -10A$, (Figure 12)	5.3	7.9	-	S
Turn-On Delay Time	t _{d(ON)}	$\begin{array}{l} V_{DD} = \text{-}50\text{V}, \ I_D \approx \text{-}19\text{A}, \ R_G = 9.1\Omega, \ R_L = 2.5\Omega, \\ V_{GS} = \text{-}10\text{V}, \ (\text{Figures 17, 18}) \\ \text{MOSFET Switching Times Are Essentially Independent of Operating Temperature} \end{array}$		16	20	ns
Rise Time	t _r			65	100	ns
Turn-Off Delay Time	t _d (OFF)			47	70	ns
Fall Time	t _f			28	70	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q _{g(TOT)}	$\begin{aligned} &V_{GS} = \text{-}10\text{V, I}_D = \text{-}19\text{A, V}_{DS} = 0.8 \text{ x Rated BV}_{DSS,} \\ &I_{G(REF)} = \text{-}1.5\text{mA (Figures 14, 19, 20)} \\ &Gate Charge is Essentially Independent of Operating} \\ &Temperature \end{aligned}$		37	55	nC
Gate to Source Charge	Q _{gs}			8.7	-	nC
Gate to Drain "Miller" Charge	Q _{gd}			22	-	nC
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = -25V, f = 1.0MHz, (Figure 11)		1200	-	pF
Output Capacitance	C _{OSS}			570	-	pF
Reverse Transfer Capacitance	C _{RSS}			160	-	pF
Internal Drain Inductance	L _D	Measured Between Contact Screw on Header That Is Closer to Source and Gate Pins and Center of Die Modified MOSFET Symbol Showing the I ternal Device Inductances	-	5.0	-	nH
Internal Source Inductance	L _S	Measured From the Source Pin, 6mm (0.25in) From Header and Source Bonding Pad	-	13	-	nH
Junction to Case	$R_{\theta JC}$			-	0.83	oC/W
Junction to Ambient	$R_{\theta JA}$	Free Air Operation		-	30	0C/W

IRFP9140


Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I _{SD}	Modified MOSFET Symbol	⋄ D	-	-	-19	Α
Pulse Source to Drain Current (Note 3)	I _{SDM}	Showing the Integral Reverse P-N Junction Diode	G S S	•	-	-76	A
Source to Drain Diode Voltage (Note 2)	V _{SD}	$T_J = 25^{\circ}C$, $I_{SD} = -19A$, $V_{GS} = 0V$, (Figure 13)		1	-	-1.5	V
Reverse Recovery Time	t _{rr}	$T_J = 25^{o}C$, $I_{SD} = -18A$, $dI_{SD}/dt = 100A/\mu s$		-	210	-	ns
Reverse Recovery Charge	Q _{RR}	$T_J = 25^{\circ}C$, $I_{SD} = -18A$, $dI_{SD}/dt = 100A/\mu s$		-	2.0	-	μC

NOTES:

- 2. Pulse test: pulse width $\leq 80\mu s$, duty cycle $\leq 2\%$.
- 3. Repetitive rating: pulse width limited by Maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4. V_{DD} = 50V, start T_J = 25 o C, L = 4.2mH, R_G = 25 Ω , peak I_{AS} = 19A. See Figures 15, 16.

Typical Performance Curves Unless Otherwise Specified



20 16 12 12 12 14 0 25 50 75 100 125 150 T_C, CASE TEMPERATURE (°C)

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE





FIGURE 3. NORMALIZED TRANSIENT THERMAL IMPEDANCE

30

Typical Performance Curves Unless Otherwise Specified (Continued)




€ V_{GS} = -8V -IDS, DRAIN TO SOURCE CURRENT $V_{GS} = -7V$ 24 $V_{GS} = -6V$ 18 PULSE DURATION = 80μs DUTY CYCLE = 0.5% MAX 12 $V_{GS} = -5V$ 6 $V_{GS} =$ 0 -10 -20 -30 -50 V_{DS}, DRAIN TO SOURCE VOLTAGE (V)

 $V_{GS} = -10V$

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA

FIGURE 5. OUTPUT CHARACTERISTICS







FIGURE 6. SATURATION CHARACTERISTICS

FIGURE 7. TRANSFER CHARACTERISTICS







FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE **VOLTAGE AND DRAIN CURRENT**

FIGURE 9. NORMALIZED DRAIN TO SOURCE ON **RESISTANCE vs JUNCTION TEMPERATURE**

Typical Performance Curves Unless Otherwise Specified (Continued)







FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE






FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT

FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE





FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Test Circuits and Waveforms



V_{DD}
V_{DS}
V_{DS}

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT

FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT

FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

FAX: (407) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029