Am42DLI6x2D

Data Sheet



July 2003

The following document specifies Spansion memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal datasheet improvement and are noted in the document revision summary, where supported. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local AMD or Fujitsu sales office for additional information about Spansion memory solutions.

Publication Number 25561 Revision A Amendment +2 Issue Date February 6, 2004







Am42DL16x2D

Stacked Multi-Chip Package (MCP) Flash Memory and SRAM Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM

DISTINCTIVE CHARACTERISTICS

MCP Features

- Power supply voltage of 2.7 to 3.3 volt
- High performance
 - Access time as fast as 70 ns
- Package
 69-Ball FBGA
- Operating Temperature
 - -40°C to +85°C

Flash Memory Features

ARCHITECTURAL ADVANTAGES

- Simultaneous Read/Write operations
 - Data can be continuously read from one bank while executing erase/program functions in other bank
 - Zero latency between read and write operations
- Secured Silicon (SecSi) Sector: Extra 64 KByte sector
 - Factory locked and identifiable: 16 bytes available for secure, random factory Electronic Serial Number; verifiable as factory locked through autoselect function.
 - Customer lockable: Can be read, programmed, or erased just like other sectors. Once locked, data cannot be changed
- **Zero Power Operation**
 - Sophisticated power management circuits reduce power consumed during inactive periods to nearly zero
- Top or bottom boot block
- Manufactured on 0.23 µm process technology
- Compatible with JEDEC standards
 - Pinout and software compatible with single-power-supply flash standard

PERFORMANCE CHARACTERISTICS

- High performance
 - 70 ns access time
 - Program time: 4 µs/word typical utilizing Accelerate function
- Ultra low power consumption (typical values)
 - 2 mA active read current at 1 MHz
 - 10 mA active read current at 5 MHz
 - 200 nA in standby or automatic sleep mode
- Minimum 1 million write cycles guaranteed per sector
- 20 Year data retention at 125°C
 - Reliable operation for the life of the system

SOFTWARE FEATURES

- Data Management Software (DMS)
 - AMD-supplied software manages data programming and erasing, enabling EEPROM emulation
 - Eases sector erase limitations
- Supports Common Flash Memory Interface (CFI)
- Erase Suspend/Erase Resume
 - Suspends erase operations to allow programming in same bank
- Data# Polling and Toggle Bits

 Provides a software method of detecting the status of program or erase cycles

Unlock Bypass Program command

Reduces overall programming time when issuing multiple program command sequences

HARDWARE FEATURES

- Any combination of sectors can be erased
- Ready/Busy# output (RY/BY#)
 - Hardware method for detecting program or erase cycle completion
- Hardware reset pin (RESET#)
 - Hardware method of resetting the internal state machine to reading array data
- WP#/ACC input pin
 - Write protect (WP#) function allows protection of two outermost boot sectors, regardless of sector protect status
 - Acceleration (ACC) function accelerates program timing
- Sector protection
 - Hardware method of locking a sector, either in-system or using programming equipment, to prevent any program or erase operation within that sector
 - Temporary Sector Unprotect allows changing data in protected sectors in-system

SRAM Features

Power dissipation

- Operating: 20 mA maximum
- Standby: 10 µA maximum
- CE1#s and CE2s Chip Select
- Power down features using CE1#s and CE2s
- Data retention supply voltage: 1.5 to 3.3 volt
- Byte data control: LB#s (DQ0–DQ7), UB#s (DQ8–DQ15)

GENERAL DESCRIPTION

Am29DL16xD Features

The Am29DL16xD family is a 16 megabit, 3.0 volt-only flash memory device, organized as 1,048,576 words of 16 bits or 2,097,152 bytes of 8 bits each. Word mode data appears on DQ15–DQ0; byte mode data appears on DQ7–DQ0. The device is designed to be programmed in-system with the standard 3.0 volt V_{CC} supply, and can also be programmed in standard EPROM programmers.

The device is available with access times of 70 ns or 85 ns. The device is offered in a 69-ball FBGA package. Standard control pins—chip enable (CE#f), write enable (WE#), and output enable (OE#)—control normal read and write operations, and avoid bus contention issues.

The device requires only a **single 3.0 volt power sup-ply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

Simultaneous Read/Write Operations with Zero Latency

The Simultaneous Read/Write architecture provides **simultaneous operation** by dividing the memory space into two banks. The device can improve overall system performance by allowing a host system to program or erase in one bank, then immediately and simultaneously read from the other bank, with zero latency. This releases the system from waiting for the completion of program or erase operations.

The Am29DL16xD devices uses multiple bank architectures to provide flexibility for different applications. Four devices are available with the following bank sizes:

Device	Bank 1	Bank 2
DL161	0.5 Mb	15.5 Mb
DL162	2 Mb	14 Mb
DL163	4 Mb	12 Mb
DL164	8 Mb	8 Mb

The Secured Silicon (SecSi) Sector is an extra 64 Kbit sector capable of being permanently locked by AMD or customers. The SecSi Sector Indicator Bit (DQ7) is permanently set to a 1 if the part is factory locked, and set to a 0 if customer lockable. This way, customer lockable parts can never be used to replace a factory locked part.

Factory locked parts provide several options. The SecSi Sector may store a secure, random 16 byte ESN (Electronic Serial Number). Customer Lockable parts may utilize the SecSi Sector as bonus space, reading and writing like any other flash sector, or may permanently lock their own code there.

DMS (Data Management Software) allows systems to easily take advantage of the advanced architecture of the simultaneous read/write product line by allowing removal of EEPROM devices. DMS will also allow the system software to be simplified, as it will perform all functions necessary to modify data in file structures, as opposed to single-byte modifications. To write or update a particular piece of data (a phone number or configuration data, for example), the user only needs to state which piece of data is to be updated, and where the updated data is located in the system. This is an advantage compared to systems where user-written software must keep track of the old data location, status, logical to physical translation of the data onto the Flash memory device (or memory devices), and more. Using DMS, user-written software does not need to interface with the Flash memory directly. Instead, the user's software accesses the Flash memory by calling one of only six functions. AMD provides this software to simplify system design and software integration efforts.

The device offers complete compatibility with the **JEDEC single-power-supply Flash command set standard**. Commands are written to the command register using standard microprocessor write timings. Reading data out of the device is similar to reading from other Flash or EPROM devices.

The host system can detect whether a program or erase operation is complete by using the device **status bits:** RY/BY# pin, DQ7 (Data# Polling) and DQ6/DQ2 (toggle bits). After a program or erase cycle has been completed, the device automatically returns to reading array data.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Hardware data protection measures include a low V_{CC} detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both modes.

TABLE OF CONTENTS

Product Selector Guide	
Flash Memory Block Diagram	
Connection Diagram	
Special Handling Instructions for FBGA Package	
Pin Description	
Logic Symbol	
Ordering Information	
Device Bus Operations	
Table 1. Device Bus Operations—Flash Word Mode (CIOf = V_{IH}),	
SRAM Word Mode (CIOs = V_{CC})	.11
Table 2. Device Bus Operations—Flash Byte Mode (CIOf = V_{SS}),	
SRAM Word Mode (CIOs = V _{CC})	.12
Word/Byte Configuration	13
Requirements for Reading Array Data	13
Writing Commands/Command Sequences	13
Accelerated Program Operation	13
Autoselect Functions	13
Simultaneous Read/Write Operations with Zero Latency	13
Standby Mode	14
Automatic Sleep Mode	14
RESET#: Hardware Reset Pin	
Output Disable Mode	
Table 3. Device Bank Division	
Table 4. Sector Addresses for Top Boot Sector Devices	
Table 5. SecSi Sector Addresses for Top Boot Devices	
Table 6. Sector Addresses for Bottom Boot Sector Devices	
Autoselect Mode	
Sector/Sector Block Protection and Unprotection	
Table 8. Top Boot Sector/Sector Block Addresses for Protection/U	
protection	
Table 9. Bottom Boot Sector/Sector Block Addresses	
for Protection/Unprotection	.17
Write Protect (WP#)	
Temporary Sector/Sector Block Unprotect	18
Figure 1. Temporary Sector Unprotect Operation	
Figure 2. In-System Sector/Sector Block Protect and Unprotect Alg	
rithms	
SecSi (Secured Silicon) Sector Flash Memory Region	
Factory Locked: SecSi Sector Programmed and Protected	
the Factory	
Customer Lockable: SecSi Sector NOT Programmed or Pro	
tected At the Factory	
Hardware Data Protection	
Low V _{CC} Write Inhibit	20
Write Pulse "Glitch" Protection	
Logical Inhibit	
Power-Up Write Inhibit	
Common Flash Memory Interface (CFI)	
Table 10. CFI Query Identification String System Interface String	
Table 12. Device Geometry Definition	
Table 13. Primary Vendor-Specific Extended Query	
Command Definitions	
Reading Array Data	
Reset Command	
Autoselect Command Sequence	

Enter SecSi Sector/Exit SecSi Sector Command Sequence	
Byte/Word Program Command Sequence	
Unlock Bypass Command Sequence	
Figure 3. Program Operation	
Chip Erase Command Sequence	
Sector Erase Command Sequence	
Erase Suspend/Erase Resume Commands	
Figure 4. Erase Operation Table 14. Command Definitions	
Table 15. Autoselect Device ID Codes	
Write Operation Status	
DQ7: Data# Polling	
Figure 5. Data# Polling Algorithm	
RY/BY#: Ready/Busy#	
DQ6: Toggle Bit I	
Figure 6. Toggle Bit Algorithm	
DQ2: Toggle Bit II	
Reading Toggle Bits DQ6/DQ2	
DQ5: Exceeded Timing Limits	
DQ3: Sector Erase Timer	
Table 16. Write Operation Status	
Absolute Maximum Ratings	33
Operating Ranges	
🛫 Industrial (I) Devices	33
V _{cc} f/V _{cc} s Supply Voltage	.33
DC Characteristics	34
CMOS Compatible	
SRAM DC and Operating Characteristics	
Zero-Power Flash	26
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle	еер
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents)	eep 36
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency	eep 36 36
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions	eep 36 36 37
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup	eep 36 36 37 37
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup Table 17. Test Specifications	eep 36 36 37 37 . 37
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup Table 17. Test Specifications Key To Switching Waveforms	36 36 37 37 . 37 37
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels	eep 36 36 37 37 . 37 37 37
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slecturents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics	eep 36 37 37 37 37 37 37 38
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing	eep 36 37 37 37 37 37 37 38
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slecturents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics	36 36 37 37 37 37 37 37 38 38
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels Figure 12. Input Waveforms and Measurement Levels SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between	eep 36 36 37 37 37 37 37 37 38 .38 38
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash. Flash Read-Only Operations Figure 14. Read Operation Timings	eep 36 37 37 37 37 37 38 .38 .38 .38 .39 39
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash. Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#)	eep 36 37 37 37 37 37 37 38 .38 .38 .38 .39 39 .40
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash. Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings	eep 36 37 37 37 37 37 37 38 38 38 39 39 40 40
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash. Flash Read-Only Operations Figure 14. Read Operation Timings. Hardware Reset (RESET#) Figure 15. Reset Timings. Flash Word/Byte Configuration (CIOf)	ep 36 36 37 37 37 37 37 37 38 38 38 39 40 40 40
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash. Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings. Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations.	ep 36 36 37 37 37 37 37 38 38 39 39 40 40 40 41 41
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash. Flash Read-Only Operations Figure 14. Read Operation Timings. Hardware Reset (RESET#) Figure 15. Reset Timings. Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations. Figure 17. CIOf Timings for Write Operations.	eep 36 36 37 37 37 37 37 37 37 38 38 38 38 39 39 40 40 40 41 41 41
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents)	200 200 200 200 200 200 200 200 200 200
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents)	200 200 200 200 200 200 200 200 200 200
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash. Flash Read-Only Operations Figure 14. Read Operation Timings. Hardware Reset (RESET#) Figure 15. Reset Timings. Flash Word/Byte Configuration (CIOf) Figure 17. CIOf Timings for Read Operations. Figure 17. CIOf Timings for Write Operations. Figure 18. Program Operation S Figure 18. Program Operation Timings. Figure 19. Accelerated Program Timing Diagram.	200 200 200 200 200 200 200 200 200 200
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash. Flash Read-Only Operations Figure 14. Read Operation Timings. Hardware Reset (RESET#) Figure 15. Reset Timings. Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations Figure 17. CIOf Timings for Write Operations Figure 18. Program Operations Figure 18. Program Operations Figure 19. Accelerated Program Timing Diagram. Figure 20. Chip/Sector Erase Operation Timings	eep 36 36 37 37 37 37 37 37 37 37 38 38 38 39 39 40 40 40 41 41 41 41 41 42 43 43 44
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash. Flash Read-Only Operations Figure 14. Read Operation Timings. Hardware Reset (RESET#) Figure 15. Reset Timings. Flash Word/Byte Configuration (CIOf) Figure 17. CIOf Timings for Read Operations. Figure 17. CIOf Timings for Write Operations. Figure 18. Program Operation S Figure 18. Program Operation Timings. Figure 19. Accelerated Program Timing Diagram.	ep 36 36 37 37 37 37 37 38 38 39 40 40 40 41 41 41 42 43 44 45
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash. Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings. Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations Figure 17. CIOf Timings for Write Operations Figure 18. Program Operations Figure 19. Accelerated Program Timing Diagram. Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Read/Write Cycle Timings	eep 36 36 37 37 37 37 37 37 37 38 39 39 39 40 40 41 41 42 43 44 45 45 45
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings. Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations Figure 17. CIOf Timings for Write Operations Figure 18. Program Operations Figure 19. Accelerated Program Timing Diagram Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms). Figure 23. Toggle Bit Timings (During Embedded Algorithms). Figure 24. DQ2 vs. DQ6.	eep 36 37 37 37 37 37 37 37 37 37 37
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations Figure 17. CIOf Timings for Write Operations Figure 18. Program Operations Figure 19. Accelerated Program Timing Diagram Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms). Figure 23. Toggle Bit Timings (During Embedded Algorithms) Figure 24. DQ2 vs. DQ6. Temporary Sector/Sector Block Unprotect	eep 36 37 37 37 37 37 37 37 37 37 37
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slecurrents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations Figure 17. CIOf Timings for Write Operations Figure 18. Program Operations Figure 19. Accelerated Program Timing Diagram Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms) Figure 24. DQ2 vs. DQ6 Temporary Sector/Sector Block Unprotect	eep 36 36 37 37 37 37 37 37 37 38 389 399 40 41 41 42 43 44 45 46 46 47
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle Currents) Figure 10. Typical I _{CC1} vs. Frequency Test Conditions Figure 11. Test Setup. Table 17. Test Specifications Key To Switching Waveforms Figure 12. Input Waveforms and Measurement Levels AC Characteristics SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations Figure 17. CIOf Timings for Write Operations Figure 18. Program Operations Figure 19. Accelerated Program Timing Diagram Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms). Figure 23. Toggle Bit Timings (During Embedded Algorithms) Figure 24. DQ2 vs. DQ6. Temporary Sector/Sector Block Unprotect	ep 36 36 37 37 37 37 37 37 37 37 37 37

Figure 26. Sector/Sector Block Protect and Unprotect
Timing Diagram 48
Alternate CE#f Controlled Erase and Program Operations 49
Figure 27. Flash Alternate CE#f Controlled Write (Erase/Program) Op-
eration Timings
SRAM Read Cycle51
Figure 28. SRAM Read Cycle—Address Controlled
Figure 29. SRAM Read Cycle 52
SRAM Write Cycle53
Figure 30. SRAM Write Cycle—WE# Control 53
Figure 31. SRAM Write Cycle—CE1#s Control 54
Figure 32. SRAM Write Cycle—UB#s and LB#s Control


Flash Erase And Programming Performance . Flash Latchup Characteristics	
Package Pin Capacitance	
FLASH Data Retention	
SRAM Data Retention Characteristics	57
Figure 33. CE1#s Controlled Data Retention Mode	. 57
Figure 34. CE2s Controlled Data Retention Mode	. 57
Physical Dimensions	58
FLA069-69-Ball Fine-Pitch Grid Array 8 x 11 mm	. 58
Revision Summary	59
Revision A (October 24, 2001)	




PRODUCT SELECTOR GUIDE

Part Number		Am42DL16x2D						
	Standard Voltage Range:	Flash N	lemory	SRAM				
Speed Options	Standard Voltage Range: V _{CC} = 2.7–3.3 V	70	85	70	85			
Max Access Time	e (ns)	70	85	70	85			
CE# Access (ns)		70	85	70	85			
OE# Access (ns)		30	35	35	45			


MCP BLOCK DIAGRAM



FLASH MEMORY BLOCK DIAGRAM



CONNECTION DIAGRAM




69-Ball FBGA

Special Handling Instructions for FBGA Package

Special handling is required for Flash Memory products in FBGA packages. Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.


PIN DESCR	IP	TION	LOGIC
A0–A16	=	17 Address Inputs (Common)	
A–1, A19–A17	=	4 Address Inputs (Flash)	17 _{/ N}
DQ15-DQ0	=	16 Data Inputs/Outputs (Common)	
CE#f	=	Chip Enable (Flash)	/
CE#s	=	Chip Enable (SRAM)	
OE#	=	Output Enable (Common)	
WE#	=	Write Enable (Common)	
RY/BY#	=	Ready/Busy Output	
UB#s	=	Upper Byte Control (SRAM)	
LB#s	=	Lower Byte Control (SRAM)	
CIOf	=	I/O Configuration (Flash) CIOf = V_{IH} = Word mode (x16), CIOf = V_{IL} = Byte mode (x8)	
RESET#	=	Hardware Reset Pin, Active Low	
WP#/ACC	=	Hardware Write Protect/ Acceleration Pin (Flash)	- 3
V _{CC} f	=	Flash 3.0 volt-only single power sup- ply (see Product Selector Guide for speed options and voltage supply tolerances)	No. C
V _{CC} s	=	SRAM Power Supply	
V _{SS}	=	Device Ground (Common)	
NC	=	Pin Not Connected Internally	

LOGIC SYMBOL



ORDERING INFORMATION

The order number (Valid Combination) is formed by the following:



Am42DL16x2D

Stacked Multi-Chip Package (MCP) Flash Memory and SRAM Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM

Valid Combinations									
Order Number	Package Marking								
Am42DL1612DT70I Am42DL1612DB70I		M42000000I M42000000J							
Am42DL1612DT85I Am42DL1612DB85I		M42000000K M42000000L							
Am42DL1622DT70I Am42DL1622DB70I		M42000000M M42000000N							
Am42DL1622DT85I Am42DL1622DB85I	T, S	M42000000O M42000000P							
Am42DL1632DT70I Am42DL1632DB70I		M42000000Q M42000000R							
Am42DL1632DT85I Am42DL1632DB85I		M42000000S M42000000T							
Am42DL1642DT70I Am42DL1642DB70I		M420000004 M420000005							
Am42DL1642DT85I Am42DL1642DB85I		M420000006 M420000007							

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

DEVICE BUS OPERATIONS

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.



Operation (Notes 1, 2)	CE#f	CE1#s	CE2s	OE#	WE#	Addr.	LB#s	UB#s	RESET#	WP#/ACC (Note 4)	DQ7– DQ0	DQ15- DQ0
		Н	Х			•	v	v		1.4.1		
Read from Flash	L	Х	L	L	Н	A _{IN}	Х	Х	Н	L/H	D _{OUT}	D _{OUT}
Write to Flash	L	Н	Х	н	L	٨	x	x	н	(Note 4)		D
While to Flash	L	Х	L		L	A _{IN}	^	^	п	(11018 4)	D _{IN}	D _{IN}
Standby	V _{cc} ±	Н	х	x	х	х	х	х	$V_{CC} \pm$	Н	High-Z	High-Z
Stanuby	0.3 V	Х	L	^	^	~	^	^	0.3 V	П	піўп-2	піўп-2
Output Disable	L	L	Н	н	Н	х	L X	X L	Н	L/H	High-Z	High-Z
		Н	Х									
Flash Hardware Reset	х	Х	L	х	х	х	х	х	L	L/H	High-Z	High-Z
		Н	х									
		Х	L			SA,			-			
Sector Protect (Note 5)	L	н	х	н	L	A6 = L, A1 = H, A0 = L	X	x	VID	L/H	D _{IN}	х
Sector Unprotect (Note 5)	L	х	L	Н	L	SA, A6 = H, A1 = H, A0 = L	Cx ^O	×	V _{ID}	(Note 6)	D _{IN}	x
Temporary Sector Unprotect	×	H X	X L	x	x	A _{IN}	х	х	V _{ID}	(Note 6)	D _{IN}	High-Z
							L	L			D _{OUT}	D _{OUT}
Read from SRAM	н	L	н	L	Н	A _{IN}	Н	L	н	Х	High-Z	D _{OUT}
							L	Н			D _{OUT}	High-Z
							L	L			D _{IN}	D _{IN}
Write to SRAM	Н	L	Н	Х	L	A _{IN}	Н	L	Н	Х	High-Z	D _{IN}
							L	н			D _{IN}	High-Z

Table 1. Device Bus Operations—Flash Word Mode (CIOf = V_{IH}), SRAM Word Mode (CIOs = V_{CC})

Legend: $L = Logic Low = V_{IL}$, $H = Logic High = V_{IH}$, $V_{ID} = 8.5-12.5 V$, $V_{HH} = 9.0 \pm 0.5 V$, X = Don't Care, SA = Sector Address, $A_{IN} = Address In$, $D_{IN} = Data In$, $D_{OUT} = Data Out$

Notes:

- 1. Other operations except for those indicated in this column are inhibited.
- 2. Do not apply $CE\#f = V_{IL}$, $CE1\#s = V_{IL}$ and $CE2s = V_{IH}$ at the same time.
- 3. Don't care or open LB#s or UB#s.
- If WP#/ACC = V_{IL}, the boot sectors will be protected. If WP#/ACC = V_{IH} the boot sectors protection will be removed. If WP#/ACC = V_{ACC} (9V), the program time will be reduced by 40%.
- 5. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector/Sector Block Protection and Unprotection" section.
- 6. If WP#/ACC = V_{IL}, the two outermost boot sectors remain protected. If WP#/ACC = V_{IH}, the two outermost boot sector protection depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". If WP#/ACC = V_{HH}, all sectors will be unprotected.

Operation (Notes 1, 2)	CE#f	CE1#s	CE2s			Addr.	LB#s (Note 3)	UB#s (Note 3)	RESET#	WP#/ACC (Note 4)	DQ7– DQ0	DQ15- DQ0
Read from Flash	L	H X	X	L	н	A _{IN}	х	х	Н	L/H	D _{OUT}	High-Z
Write to Flash	L	Н	X	н	L	٨	x	x	н	(Note 3)		High-Z
White to Flash	L	Х	L	11	L	A _{IN}	^	^		(10018-3)	D _{IN}	r ligh-z
Standby	V _{CC} ±	Н	х	x	x	х	x	х	$V_{CC} \pm$	Н	High-Z	High-Z
Standby	0.3 V	Х	L	^	^	~	^	^	0.3 V	11	r ligh-z	r ligh-z
Output Disable	L	L	н	Н	н	Х	L	Х	Н	L/H	High-Z	High-Z
				Н	Х	Х	Х	L			-	_
Flash Hardware Reset	x	Н	Х	х	х	Х	х	х	L	L/H	High-Z	High-Z
nesei		Х	L									
Sector Protect		Н	Х	-		SA, A6 = L,			0			
(Note 5)	L	х	L	н	L	A1 = H, A0 = L	Х	X	VID	L/H	D _{IN}	Х
		Н	х			SA,	~ 3	3	C.			
Sector Unprotect (Note 5)	L	х	L	н	L	A6 = H, A1 = H, A0 = L	×	X	V _{ID}	(Note 6)	D _{IN}	х
Temporary Sector Unprotect	x	H X	X	x)x	A _{IN}	x	х	V _{ID}	(Note 6)	D _{IN}	High-Z
		^					L	L			D	D _{OUT}
Read from SRAM	н		Н			^	H	L	H	v	D _{оυт} High-Z	
		-		L	Н	A _{IN}	L	н	п	Х	-	D _{OUT} High 7
											D _{OUT}	High-Z
							L	L .			D _{IN}	D _{IN}
Write to SRAM	Н	L	Н	Х	L	A _{IN}	Н	L	Н	х	High-Z	D _{IN}
							L	Н			D _{IN}	High-Z

Table 2	Device Bus Operations	—Flash Byte Mode (C	CIOf = V _{SS}), SRAM Word Mod	le (ClOs – V)
	Device Dus Operations	-i lasti Dyte mode (C	$JOI = V_{SS}$, $JIIAM WOI'U MOU$	$(0003 - V_{CC})$

Legend: $L = Logic Low = V_{IL}$, $H = Logic High = V_{IH}$, $V_{ID} = 8.5-12.5 V$, $V_{HH} = 9.0 \pm 0.5 V$, X = Don't Care, SA = Sector Address, $A_{IN} = Address In$ (for Flash Byte Mode, DQ15 = A-1), $D_{IN} = Data In$, $D_{OUT} = Data Out$

Notes:

- 1. Other operations except for those indicated in this column are inhibited.
- 2. Do not apply $CE\#f = V_{IL}$, $CE1\#s = V_{IL}$ and $CE2s = V_{IH}$ at the same time.
- 3. Don't care or open LB#s or UB#s.
- If WP#/ACC = V_{IL}, the boot sectors will be protected. If WP#/ACC = V_{IH} the boot sectors protection will be removed. If WP#/ACC = V_{ACC} (9V), the program time will be reduced by 40%.
- 5. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector/Sector Block Protection and Unprotection" section.
- 6. If WP#/ACC = V_{IL}, the two outermost boot sectors remain protected. If WP#/ACC = V_{IH}, the two outermost boot sector protection depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". If WP#/ACC = V_{HH}, all sectors will be unprotected

Word/Byte Configuration

The CIOf pin controls whether the device data I/O pins operate in the byte or word configuration. If the CIOf pin is set at logic '1', the device is in word configuration, DQ0–DQ15 are active and controlled by CE# and OE#.

If the CIOf pin is set at logic '0', the device is in byte configuration, and only data I/O pins DQ0–DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8–DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE#f and OE# pins to V_{IL} . CE#f is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at V_{IH} . The CIOf pin determines whether the device outputs array data in words or bytes.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. Each bank remains enabled for read access until the command register contents are altered.

See "Requirements for Reading Array Data" for more information. Refer to the AC Flash Read-Only Operations table for timing specifications and to Figure 14 for the timing diagram. I_{CC1} in the DC Characteristics table represents the active current specification for reading array data.

Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE#f to V_{IL} , and OE# to V_{IH} .

For program operations, the CIOf pin determines whether the device accepts program data in bytes or words. Refer to "Word/Byte Configuration" for more information.

The device features an **Unlock Bypass** mode to facilitate faster programming. Once a bank enters the Unlock Bypass mode, only two write cycles are required to program a word or byte, instead of four. The "Word/Byte Configuration" section has details on programming data to the device using both standard and Unlock Bypass command sequences. An erase operation can erase one sector, multiple sectors, or the entire device. Tables 4–5 indicate the address space that each sector occupies. The device address space is divided into two banks: Bank 1 contains the boot/parameter sectors, and Bank 2 contains the larger, code sectors of uniform size. A "bank address" is the address bits required to uniquely select a bank. Similarly, a "sector address" is the address bits required to uniquely select a sector.

 I_{CC2} in the DC Characteristics table represents the active current specification for the write mode. The AC Characteristics section contains timing specification tables and timing diagrams for write operations.

Accelerated Program Operation

The device offers accelerated program operations through the ACC function. This is one of two functions provided by the WP#/ACC pin. This function is primarily intended to allow faster manufacturing throughput at the factory.

If the system asserts V_{HH} on this pin, the device automatically enters the aforementioned Unlock Bypass mode, temporarily unprotects any protected sectors, and uses the higher voltage on the pin to reduce the time required for program operations. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing V_{HH} from the WP#/ACC pin returns the device to normal operation. Note that the WP#/ACC pin must not be at V_{HH} for operations other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

Autoselect Functions

If the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to the Autoselect Mode and Autoselect Command Sequence sections for more information.

Simultaneous Read/Write Operations with Zero Latency

This device is capable of reading data from one bank of memory while programming or erasing in the other bank of memory. An erase operation may also be suspended to read from or program to another location within the same bank (except the sector being erased). Figure 21 shows how read and write cycles may be initiated for simultaneous operation with zero latency. I_{CC6} and I_{CC7} in the DC Characteristics table represent the current specifications for read-while-program and read-while-erase, respectively.

Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE#f and RESET# pins are both held at $V_{CC} \pm 0.3$ V. (Note that this is a more restricted voltage range than V_{IH} .) If CE#f and RESET# are held at V_{IH} , but not within $V_{CC} \pm 0.3$ V, the device will be in the standby mode, but the standby current will be greater. The device requires standard access time (t_{CE}) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

 ${\rm I}_{\rm CC3}$ in the DC Characteristics table represents the standby current specification.

Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for t_{ACC} + 30 ns. The automatic sleep mode is independent of the CE#f, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. I_{CC4} in the DC Characteristics table represents the automatic sleep mode current specification.

RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of t_{RP} the device immediately terminates any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at $V_{SS} \pm 0.3$ V, the device draws CMOS standby current (I_{CC4}). If RESET# is held at V_{IL} but not within $V_{SS} \pm 0.3$ V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a "0" (busy) until the internal reset operation is complete, which requires a time of t_{READY} (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is "1"), the reset operation is completed within a time of t_{READY} (not during Embedded Algorithms). The system can read data t_{RH} after the RESET# pin returns to V_{IH}.

Refer to the AC Characteristics tables for RESET# parameters and to Figure 15 for the timing diagram.

Output Disable Mode

When the OE# input is at $V_{\rm IH},$ output from the device is disabled. The output pins are placed in the high impedance state.

Device		Bank 1	Bank 2			
Part Number	Megabits	Sector Sizes	Megabits	Sector Sizes		
Am29DL161D	0.5 Mbit	Eight 8 Kbyte/4 Kword	15.5 Mbit	Thirty-one 64 Kbyte/32 Kword		
Am29DL162D	2 Mbit	Eight 8 Kbyte/4 Kword, three 64 Kbyte/32 Kword	14 Mbit	Twenty-eight 64 Kbyte/32 Kword		
Am29DL163D	4 Mbit	Eight 8 Kbyte/4 Kword, seven 64 Kbyte/32 Kword	12 Mbit	Twenty-four 64 Kbyte/32 Kword		
Am29DL164D	8 Mbit	Eight 8 Kbyte/4 Kword, fifteen 64 Kbyte/32 Kword	8 Mbit	Sixteen 64 Kbyte/32 Kword		

Table 3.	Device	Bank	Division
	001100	Dann	BITIOIOII

Am29DL164DT	Am29DL163DT	Am29DL162DT	Am29DL161DT	Sector	Sector Address A19-A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range	
				SA0	00000xxx	64/32	000000h-00FFFFh	00000h-07FFFh	
				SA1	00001xxx	64/32	010000h-01FFFFh	08000h-0FFFFh	
				SA2	00010xxx	64/32	020000h-02FFFFh	10000h-17FFFh	
				SA3	00011xxx	64/32	030000h-03FFFFh	18000h-1FFFFh	
				SA4	00100xxx	64/32	040000h-04FFFFh	20000h-27FFFh	
				SA5	00101xxx	64/32	050000h-05FFFFh	28000h-2FFFFh	
				SA6	00110xxx	64/32	060000h-06FFFFh	30000h-37FFFh	
Bank 2				SA7	00111xxx	64/32	070000h-07FFFFh	38000h-3FFFFh	
3an				SA8	01000xxx	64/32	080000h-08FFFFh	40000h-47FFFh	
-				SA9	01001xxx	64/32	090000h-09FFFFh	48000h-4FFFFh	
				SA10	01010xxx	64/32	0A0000h-0AFFFFh	50000h-57FFFh	
	Bank 2			SA11	01011xxx	64/32	0B0000h-0BFFFFh	58000h-5FFFFh	
	Ban			SA12	01100xxx	64/32	0C0000h-0CFFFFh	60000h-67FFFh	
	_	k 2		SA13	01101xxx	64/32	0D0000h-0DFFFFh	68000h-6FFFFh	
		Bank	N	SA14	01110xxx	64/32	0E0000h-0EFFFFh	70000h-77FFFh	
			Bank 2	SA15	01111xxx	64/32	0F0000h-0FFFFFh	78000h–7FFFFh	
			ä	SA16	10000xxx	64/32	100000h-10FFFFh	80000h-87FFh	
				SA17	10001xxx	64/32	110000h-11FFFFh	88000h-8FFFFh	
				SA18	10010xxx	64/32	120000h-12FFFFh	90000h-97FFFh	
					SA19	10011xxx	64/32	130000h-13FFFFh	98000h-9FFFh
				SA20	10100xxx	64/32	140000h-14FFFFh	A0000h–A7FFFh	
				SA21	10101xxx	64/32	150000h-15FFFFh	A8000h–AFFFFh	
				SA22	10110xxx	64/32	160000h-16FFFFh	B0000h-B7FFFh	
				SA23	10111xxx	64/32	170000h-17FFFFh	B8000h-BFFFFh	
				SA24	11000xxx	64/32	180000h-18FFFFh	C0000h–C7FFFh	
				SA25	11001xxx	64/32	190000h-19FFFFh	C8000h–CFFFFh	
-				SA26	11010xxx	64/32	1A0000h-1AFFFFh	D0000h-D7FFFh	
Bank 1				SA27	11011xxx	64/32	1B0000h-1BFFFFh	D8000h-DFFFFh	
ä				SA28	11100xxx	64/32	1C0000h-1CFFFFh	E0000h-E7FFFh	
				SA29	11101xxx	64/32	1D0000h-1DFFFFh	E8000h-EFFFFh	
	-			SA30	11110xxx	64/32	1E0000h-1EFFFFh	F0000h-F7FFFh	
	Bank 1			SA31	11111000	8/4	1F0000h-1F1FFFh	F8000h–F8FFFh	
	ä	Ξ		SA32	11111001	8/4	1F2000h-1F3FFFh	F9000h-F9FFFh	
		Bank 1		SA33	11111010	8/4	1F4000h-1F5FFFh	FA000h-FAFFFh	
		ő	Bank 1	SA34	11111011	8/4	1F6000h-1F7FFFh	FB000h-FBFFFh	
			Bar	SA35	11111100	8/4	1F8000h-1F9FFFh	FC000h-FCFFFh	
				SA36	11111101	8/4	1FA000h-1FBFFFh	FD000h-FDFFFh	
				SA37	11111110	8/4	1FC000h-1FDFFFh	FE000h-FEFFFh	
				SA38	11111111	8/4	1FE000h-1FFFFFh	FF000h-FFFFFh	

Table 4. Sector Addresses for Top Boot Sector Devices

Note: The address range is A19:A-1 in byte mode ($CIOf=V_{IL}$) or A19:A0 in word mode ($CIOf=V_{IH}$). The bank address bits are A19–A15 for Am29DL161DT, A19–A17 for Am29DL162DT, A19 and A18 for Am29DL163DT, and A19 for Am29DL164DT

Table 5.	SecSi Sector Addresses for Top Boot Devices
14510 01	

Device	Sector Address	Sector	(x8)	(x16)
	A19–A12	Size	Address Range	Address Range
Am29DL16xDT	11111XXX	64/32	1F0000h-1FFFFFh	F8000h-FFFFFh



Am29DL164DB	Am29DL163DB	Am29DL162DB	Am29DL161DB	Sector	Sector Address A19–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range	
				SA0	0000000	8/4	000000h-001FFFh	00000h-00FFFh	
				SA1	0000001	8/4	002000h-003FFFh	01000h-01FFFh	
			_	SA2	0000010	8/4	004000h-005FFFh	02000h-02FFFh	
			Bank 1	SA3	00000011	8/4	006000h-007FFFh	03000h-03FFFh	
		Ð	Bai	SA4	00000100	8/4	008000h-009FFFh	04000h-04FFFh	
		Bank 1		SA5	00000101	8/4	00A000h-00BFFFh	05000h-05FFFh	
	5	В		SA6	00000110	8/4	00C000h-00DFFFh	06000h-06FFFh	
	Bank 1			SA7	00000111	8/4	00E000h-00FFFFh	07000h-07FFFh	
	•			SA8	00001XXX	64/32	010000h-01FFFFh	08000h-0FFFh	
				SA9	00010XXX	64/32	020000h-02FFFFh	10000h-17FFFh	
£				SA10	00011XXX	64/32	030000h-03FFFFh	18000h-1FFFFh	
Bank 1				SA11	00100XXX	64/32	040000h-04FFFFh	20000h-27FFFh	
ш				SA12	00101XXX	64/32	050000h-05FFFFh	28000h-2FFFFh	
					SA13	00110XXX	64/32	060000h-06FFFFh	30000h-37FFFh
				SA14	00111XXX	64/32	070000h-07FFFFh	38000h-3FFFFh	
				SA15	01000XXX	64/32	080000h-08FFFFh	40000h-47FFh	
				SA16	01001XXX	64/32	090000h-09FFFFh	48000h-4FFFFh	
				SA17	01010XXX	64/32	0A0000h-0AFFFFh	50000h-57FFFh	
				SA18	01011XXX	64/32	0B0000h-0BFFFFh	58000h-5FFFh	
					SA19	01100XXX	64/32	0C0000h-0CFFFFh	60000h-67FFFh
				SA20	01101XXX	64/32	0D0000h-0DFFFFh	68000h-6FFFh	
				SA21	01110XXX	64/32	0E0000h-0EFFFh	70000h-77FFFh	
	-		K 2	SA22	01111XXX	64/32	0F0000h-0FFFFh	78000h-7FFFFh	
		3	Bank 2	SA23	10000XXX	64/32	100000h-10FFFFh	80000h-87FFFh	
		ank	B	SA24	10001XXX	64/32	110000h-11FFFFh	88000h-8FFFFh	
	8			SA25	10010XXX	64/32	120000h-12FFFFh	90000h-97FFFh	
	Bank 2			SA26	10011XXX	64/32	130000h-13FFFFh	98000h-9FFFh	
	Ba				SA27	10100XXX	64/32	140000h-14FFFFh	A0000h-A7FFFh
				SA28	10101XXX	64/32	150000h-15FFFFh	A8000h-AFFFh	
N				SA29	10110XXX	64/32	160000h-16FFFFh	B0000h-B7FFFh	
Bank				SA30	10111XXX	64/32	170000h-17FFFFh	B8000h-BFFFFh	
Ba				SA31	11000XXX	64/32	180000h-18FFFFh	C0000h-C7FFFh	
				SA32	11001XXX	64/32	190000h-19FFFFh	C8000h-CFFFFh	
				SA33	11010XXX	64/32	1A0000h-1AFFFh	D0000h-D7FFFh	
				SA34	11011XXX	64/32	1B0000h-1BFFFFh	D8000h-DFFFFh	
				SA35	11100XXX	64/32	1C0000h-1CFFFFh	E0000h-E7FFFh	
				SA36	11101XXX	64/32	1D0000h-1DFFFFh	E8000h-EFFFh	
				SA37	11110XXX	64/32	1E0000h-1EFFFh	F0000h-F7FFFh	
				SA38	11111XXX	64/32	1F0000h-1FFFFFh	F8000h-FFFFFh	

Table 6. Sector Addresses for Bottom Boot Sector Devices

Note: The address range is A19:A-1 in byte mode (BYTE#= V_{IL}) or A19:A0 in word mode (BYTE#= V_{IH}). The bank address bits are A19–A15 for Am29DL161DB, A19–A17 for Am29DL162DB, A19 and A18 for Am29DL163DB, and A19 for Am29DL164DB.

Table 7.	SecSi™	Addresses f	or Bottom	Boot Devices
----------	--------	-------------	-----------	---------------------

Device	Sector Address	Sector	(x8)	(x16)
	A19–A12	Size	Address Range	Address Range
Am29DL16xDB	00000XXX	64/32	000000h-00FFFFh	00000h-07FFFh

Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 14. This method does not require V_{ID} . Refer to the Autoselect Command Sequence section for more information.

Sector/Sector Block Protection and Unprotection

(Note: For the following discussion, the term "sector" applies to both sectors and sector blocks. A sector block consists of two or more adjacent sectors that are protected or unprotected at the same time (see Tables 8 and 9).

for Protection/Unprotection				
A19-A12	Sector / Sector Block Size			
00000XXX	64 Kbytes			
00001XXX, 00010XXX, 00011XXX	192 (3x64) Kbytes			
001XXXXX	256 (4x64) Kbytes			
010XXXXX	256 (4x64) Kbytes			
011XXXXX	256 (4x64) Kbytes			
100XXXXX	256 (4x64) Kbytes			
101XXXXX	256 (4x64) Kbytes			
110XXXXX	256 (4x64) Kbytes			
11100XXX, 11101XXX, 11110XXX	192 (3x64) Kbytes			
11111000	8 Kbytes			
11111001	8 Kbytes			
11111010	8 Kbytes			
11111011	8 Kbytes			
11111100	8 Kbytes			
11111101	8 Kbytes			
	A19-A12 00000XXX 0001XXX, 0001XXX, 0011XXX 001XXXX 011XXXX 011XXXXX 100XXXXX 101XXXXX 100XXXXX 110XXXXX 1110XXXX 1110XXX, 11110XX, 111100 1111100 1111101 11111100			

Table 8.	Top Boot Sector/Sector Block Addresses
	for Protection/Unprotection

Sector / Sector Block	A19–A12	Sector / Sector Block Size
SA37	11111110	8 Kbytes
SA38	11111111	8 Kbytes

 Table 9.
 Bottom Boot Sector/Sector Block

 Addresses for Protection/Unprotection

Sector / Sector Block	A19-A12	Sector / Sector Block Size
SA38	11111XXX	64 Kbytes
SA37-SA35	11110XXX, 11101XXX, 11100XXX	192 (3x64) Kbytes
SA34-SA31	110XXXXX	256 (4x64) Kbytes
SA30-SA27	101XXXXX	256 (4x64) Kbytes
SA26-SA23	100XXXXX	256 (4x64) Kbytes
SA22-SA19	011XXXXX	256 (4x64) Kbytes
SA18-SA15	010XXXXX	256 (4x64) Kbytes
SA14-SA11	001XXXXX	256 (4x64) Kbytes
SA10-SA8	00001XXX, 00010XXX, 00011XXX	192 (3x64) Kbytes
SA7	00000111	8 Kbytes
SA6	00000110	8 Kbytes
SA5	00000101	8 Kbytes
SA4	00000100	8 Kbytes
SA3	00000011	8 Kbytes
SA2	00000010	8 Kbytes
SA1	0000001	8 Kbytes
SA0	0000000	8 Kbytes

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors. Sector protection and unprotection can be implemented as follows.

Sector protection/unprotection requires V_{ID} on the RE-SET# pin only, and can be implemented either in-system or via programming equipment. Figure 2 shows the algorithms and Figure 26 shows the timing diagram. This method uses standard microprocessor bus cycle timing. For sector unprotect, all unprotected sectors must first be protected prior to the first sector unprotect write cycle. Note that the sector unprotect algorithm unprotects all sectors in parallel. All previously protected sectors must be individually re-protected. To change data in protected sectors effi-

The device is shipped with all sectors unprotected.

It is possible to determine whether a sector is protected or unprotected. See the Autoselect Mode section for details.

Write Protect (WP#)

The Write Protect function provides a hardware method of protecting certain boot sectors without using V_{ID} . This function is one of two provided by the WP#/ACC pin.

If the system asserts V_{IL} on the WP#/ACC pin, the device disables program and erase functions in the two "outermost" 8 Kbyte boot sectors independently of whether those sectors were protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". The two outermost 8 Kbyte boot sectors are the two sectors containing the lowest addresses in a top-boot-configured device, or the two sectors containing the highest addresses in a top-boot-configured device.


If the system asserts V_{IH} on the WP#/ACC pin, the device reverts to whether the two outermost 8 Kbyte boot sectors were last set to be protected or unprotected. That is, sector protection or unprotection for these two sectors depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection".

Note that the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

Temporary Sector/Sector Block Unprotect

(Note: For the following discussion, the term "sector" applies to both sectors and sector blocks. A sector block consists of two or more adjacent sectors that are protected or unprotected at the same time (see Tables 8 and 9).


This feature allows temporary unprotection of previously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RE-SET# pin to V_{ID} (8.5 V – 12.5 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once V_{ID} is removed from the RESET# pin, all the previously protected sectors are protected again. Figure 1 shows the algorithm, and Figure 25 shows the timing diagrams, for this feature.



Notes:

- All protected sectors unprotected (If WP#/ACC = V_{IL}, outermost boot sectors will remain protected).
- 2. All previously protected sectors are protected once again.

Figure 1. Temporary Sector Unprotect Operation



Note: The term "sector" in the figure applies to both sectors and sector blocks.

Figure 2. In-System Sector/Sector Block Protect and Unprotect Algorithms

SecSi (Secured Silicon) Sector Flash Memory Region

The SecSi (Secured Silicon) Sector feature provides a Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The SecSi Sector is 64 Kbytes in length, and uses a SecSi Sector Indicator Bit to indicate whether or not the SecSi Sector is locked when shipped from the factory. This bit is permanently set at the factory and cannot be changed, which prevents cloning of a factory locked part. This ensures the security of the ESN once the product is shipped to the field. **Current version of this device has 64 Kbytes; future versions will have only 256 bytes. This should be considered during system design.**

AMD offers the device with the SecSi Sector either factory locked or customer lockable. The factory-locked version is always protected when shipped from the factory, and has the SecSi Sector Indicator Bit permanently set to a "1." The customer-lockable version is shipped with the unprotected, allowing customers to utilize the that sector in any manner they choose. The customer-lockable version has the SecSi Sector Indicator Bit permanently set to a "0." Thus, the SecSi Sector Indicator Bit prevents customer-lockable devices from being used to replace devices that are factory locked.

The system accesses the SecSi Sector through a command sequence (see "Enter SecSi Sector/Exit SecSi Sector Command Sequence"). After the system has written the Enter SecSi Sector command sequence, it may read the SecSi Sector by using the addresses normally occupied by the boot sectors. This mode of operation continues until the system issues the Exit SecSi Sector command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the boot sectors.

Factory Locked: SecSi Sector Programmed and Protected At the Factory

In a factory locked device, the SecSi Sector is protected when the device is shipped from the factory. The SecSi Sector cannot be modified in any way. The device is available preprogrammed with a random, secure ESN only

In devices that have an ESN, the Top Boot device will have the 16-byte ESN, with the starting address of the ESN will be at the bottom of the lowest 8 Kbyte boot sector at addresses F8000h–F8007h in word mode (or 1F0000h–1F000Fh in byte mode).

Customer Lockable: SecSi Sector NOT Programmed or Protected At the Factory

If the security feature is not required, the SecSi Sector can be treated as an additional Flash memory space, expanding the size of the available Flash array by 64 Kbytes. **Current version of this device has 64 Kbytes; future versions will have only 256 bytes. This should be considered during system design.** The SecSi Sector can be read, programmed, and erased as often as required. Note that the accelerated programming (ACC) and unlock bypass functions are not available when programming the SecSi Sector.

The SecSi Sector area can be protected using one of the following procedures:

- Write the three-cycle Enter SecSi Sector Region command sequence, and then follow the in-system sector protect algorithm as shown in Figure 2, except that *RESET# may be at either V_{IH} or V_{ID}*. This allows in-system protection of the without raising any device pin to a high voltage. Note that this method is only applicable to the SecSi Sector.
- Write the three-cycle Enter SecSi Sector Region command sequence, and then use the alternate method of sector protection described in the "Sector/Sector Block Protection and Unprotection".

Once the SecSi Sector is locked and verified, the system must write the Exit SecSi Sector Region command sequence to return to reading and writing the remainder of the array.

The SecSi Sector protection must be used with caution since, once protected, there is no procedure available for unprotecting the SecSi Sector area and none of the bits in the SecSi Sector memory space can be modified in any way.

Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Table 14 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V_{CC} power-up and power-down transitions, or from system noise.

Low V_{CC} Write Inhibit

When V_{CC} is less than V_{LKO} , the device does not accept any write cycles. This protects data during V_{CC} power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets to reading array data. Subsequent writes are ignored until V_{CC} is greater than V_{LKO} . The system must provide the proper signals to the control pins to prevent unintentional writes when V_{CC} is greater than V_{LKO} .

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE#, CE#f or WE# do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of $OE# = V_{IL}$, $CE#f = V_{IH}$ or $WE# = V_{IH}$. To initiate a write cycle, CE#f and WE# must be a logical zero while OE# is a logical one.

Power-Up Write Inhibit

If WE# = CE#f = V_{IL} and OE# = V_{IH} during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to reading array data on power-up.

COMMON FLASH MEMORY INTERFACE (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h in word mode (or address AAh in byte mode), any time the device is ready to read array data. The system can read CFI information at the addresses given in Tables 10–13. To terminate reading CFI data, the system must write the reset command. The CFI Query mode is not accessible when the device is executing an Embedded Program or embedded erase algorithm.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode, and the system can read CFI data at the addresses given in Tables 10–13. The system must write the reset command to return the device to the autoselect mode.

For further information, please refer to the CFI Specification and CFI Publication 100, available via the World Wide Web at http://www.amd.com/products/nvd/overview/cfi.html. Alternatively, contact an AMD representative for copies of these documents.

Addresses (Word Mode)	Data	Description	
10h 11h 12h	0051h 0052h 0059h	Query Unique ASCII string "QRY"	
13h 14h	0002h 0000h	Primary OEM Command Set	
15h 16h	0040h 0000h	Address for Primary Extended Table	
17h 18h	0000h 0000h	Alternate OEM Command Set (00h = none exists)	
19h 1Ah	0000h 0000h	Address for Alternate OEM Extended Table (00h = none exists)	

Table 10. CFI Query Identification String

Addresses (Word Mode)	Data	Description
1Bh	0027h	V _{CC} Min. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Ch	0036h	V _{CC} Max. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Dh	0000h	V _{PP} Min. voltage (00h = no V _{PP} pin present)
1Eh	0000h	V _{PP} Max. voltage (00h = no V _{PP} pin present)
1Fh	0004h	Typical timeout per single byte/word write 2 ^N μs
20h	0000h	Typical timeout for Min. size buffer write $2^{N} \mu s$ (00h = not supported)
21h	000Ah	Typical timeout per individual block erase 2 ^N ms
22h	0000h	Typical timeout for full chip erase 2 ^N ms (00h = not supported)
23h	0005h	Max. timeout for byte/word write 2 ^N times typical
24h	0000h	Max. timeout for buffer write 2 ^N times typical
25h	0004h	Max. timeout per individual block erase 2 ^N times typical
26h	0000h	Max. timeout for full chip erase 2 ^N times typical (00h = not supported)

Table 11. System Interface String

Table 12. Device Geometry Definition

Addresses (Word Mode)	Data	Description
27h	0016h	Device Size = 2 ^N byte
28h 29h	0002h 0000h	Flash Device Interface description (refer to CFI publication 100)
2Ah 2Bh	0000h 0000h	Max. number of byte in multi-byte write = 2^{N} (00h = not supported)
2Ch	0002h	Number of Erase Block Regions within device
2Dh 2Eh 2Fh 30h	0007h 0000h 0020h 0000h	Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100)
31h 32h 33h 34h	003Eh 0000h 0000h 0001h	Erase Block Region 2 Information
35h 36h 37h 38h	0000h 0000h 0000h 0000h	Erase Block Region 3 Information
39h 3Ah 3Bh 3Ch	0000h 0000h 0000h 0000h 0000h	Erase Block Region 4 Information

Addresses (Word Mode)	Data	Description
40h 41h 42h	0050h 0052h 0049h	Query-unique ASCII string "PRI"
43h	0031h	Major version number, ASCII
44h	0033h	Minor version number, ASCII
45h	0001h	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Silicon Revision Number (Bits 7-2)
46h	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
47h	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in per group
48h	0001h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported
49h	0004h	Sector Protect/Unprotect scheme 04 = 29LV800 mode
4Ah	00XXh (See Note)	Simultaneous Operation 00 = Not Supported, X= Number of Sectors in Bank 2 (Uniform Bank)
4Bh	0000h	Burst Mode Type 00 = Not Supported, 01 = Supported
4Ch	0000h	Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page
4Dh	0085h	ACC (Acceleration) Supply Minimum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Eh	0095h	ACC (Acceleration) Supply Maximum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Fh	000Xh	Top/Bottom Boot Sector Flag 02h = Bottom Boot Device, 03h = Top Boot Device

Note:

The number of sectors in Bank 2 is device dependent. Am29DL161 = 1Fh Am29DL162 = 1Ch Am29DL163 = 18hAm29DL164 = 10h

COMMAND DEFINITIONS

Writing specific address and data commands or sequences into the command register initiates device operations. Table 14 defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** may place the device in an unknown state.

All addresses are latched on the falling edge of WE# or CE#f, whichever happens later. All data is latched on the rising edge of WE# or CE#f, whichever happens first. Refer to the AC Characteristics section for timing diagrams.

Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. Each bank is ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the corresponding bank enters the erase-suspend-read mode, after which the system can read data from any non-erase-suspended sector within the same bank. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See the Erase Suspend/Erase Resume Commands section for more information.

The system *must* issue the reset command to return a bank to the read (or erase-suspend-read) mode if DQ5 goes high during an active program or erase operation, or if the bank is in the autoselect mode. See the next section, Reset Command, for more information.

See also Requirements for Reading Array Data in the Device Bus Operations section for more information. The Flash Read-Only Operations table provides the read parameters, and Figure 14 shows the timing diagram.

Reset Command

Writing the reset command resets the banks to the read or erase-suspend-read mode. Address bits are don't cares for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the bank to which the system was writing to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the bank to

which the system was writing to reading array data. If the program command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode. Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to reading array data. If a bank entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.

If DQ5 goes high during a program or erase operation, writing the reset command returns the banks to reading array data (or erase-suspend-read mode if that bank was in Erase Suspend).

Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and device codes, and determine whether or not a sector is protected. Table 14 shows the address and data requirements. The autoselect command sequence may be written to an address within a bank that is either in the read or erase-suspend-read mode. The autoselect command may not be written while the device is actively programming or erasing in the other bank.

The autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the bank address and the autoselect command. The bank then enters the autoselect mode. The system may read at any address within the same bank any number of times without initiating another autoselect command sequence:

- A read cycle at address (BA)XX00h (where BA is the bank address) returns the manufacturer code.
- A read cycle at address (BA)XX01h in word mode (or (BA)XX02h in byte mode) returns the device code.
- A read cycle to an address containing a sector address (SA) within the same bank, and the address 02h on A7–A0 in word mode (or the address 04h on A6–A-1 in byte mode) returns 01h if the sector is protected, or 00h if it is unprotected. (Refer to Tables 4–5 for valid sector addresses).

The system must write the reset command to return to reading array data (or erase-suspend-read mode if the bank was previously in Erase Suspend).

Enter SecSi Sector/Exit SecSi Sector Command Sequence

The system can access the SecSi Sector region by issuing the three-cycle Enter SecSi Sector command sequence. The device continues to access the SecSi Sector region until the system issues the four-cycle Exit SecSi Sector command sequence. The Exit SecSi Sector command sequence returns the device to normal operation. The SecSi Sector is not accessible when the device is executing an Embedded Program or Embedded Erase algorithm. Table 14 shows the address and data requirements for both command sequences. See also "SecSi (Secured Silicon) Sector Flash Memory Region" for further information. Note that a hardware reset (RESET#= V_{IL}) will reset the device to reading array data.

Byte/Word Program Command Sequence

The system may program the device by word or byte, depending on the state of the CIOf pin. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. Table 14 shows the address and data requirements for the byteword program command sequence.

When the Embedded Program algorithm is complete, that bank then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. Refer to the Write Operation Status section for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a **hardware reset** immediately terminates the program operation. The program command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from "0" back to a "1." Attempting to do so may cause that bank to set DQ5 = 1, or cause the DQ7 and DQ6 status bits to indicate the operation was successful. However, a succeeding read will show that the data is still "0." Only erase operations can convert a "0" to a "1."


Unlock Bypass Command Sequence

The unlock bypass feature allows the system to program bytes or words to a bank faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. That bank then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 14 shows the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The bank then returns to the reading array data.

The device offers accelerated program operations through the WP#/ACC pin. When the system asserts V_{HH} on the WP#/ACC pin, the device automatically enters the Unlock Bypass mode. The system may then write the two-cycle Unlock Bypass program command sequence. The device uses the higher voltage on the WP#/ACC pin to accelerate the operation. Note that the WP#/ACC pin must not be at V_{HH} any operation other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

Figure 3 illustrates the algorithm for the program operation. Refer to the Flash Erase and Program Operations table in the AC Characteristics section for parameters, and Figure 18 for timing diagrams.



Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 14 shows the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, that bank returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. Refer to the Write Operation Status section for information on these status bits.

Any commands written during the chip erase operation are ignored. However, note that a **hardware reset** im-

mediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Figure 4 illustrates the algorithm for the erase operation. Refer to the Flash Erase and Program Operations tables in the AC Characteristics section for parameters, and Figure 20 section for timing diagrams.

Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and the sector erase command. Table 14 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 µs occurs. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 µs, otherwise erasure may begin. Any sector erase address and command following the exceeded time-out may or may not be accepted. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. Any command other than Sector Erase or Erase Suspend during the time-out period resets that bank to reading array data. The system must rewrite the command seguence and any additional addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out (See the section on DQ3: Sector Erase Timer.). The time-out begins from the rising edge of the final WE# pulse in the command sequence.

When the Embedded Erase algorithm is complete, the bank returns to reading array data and addresses are no longer latched. Note that while the Embedded Erase operation is in progress, the system can read data from the non-erasing bank. The system can determine the status of the erase operation by reading DQ7, DQ6, DQ2, or RY/BY# in the erasing bank. Refer

AMD 🗖

to the Write Operation Status section for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Figure 4 illustrates the algorithm for the erase operation. Refer to the Flash Erase and Program Operations tables in the AC Characteristics section for parameters, and Figure 20 section for timing diagrams.

Erase Suspend/Erase Resume Commands

The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. The bank address is required when writing this command. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm.


When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of 20 μ s to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the bank enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Reading at any address within erase-suspended sectors produces status information on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to the Write Operation Status section for information on these status bits.

After an erase-suspended program operation is complete, the bank returns to the erase-suspend-read mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard Byte Program operation. Refer to the Write Operation Status section for more information.

In the erase-suspend-read mode, the system can also issue the autoselect command sequence. Refer to the Autoselect Mode and Autoselect Command Sequence sections for details.

To resume the sector erase operation, the system must write the Erase Resume command. The bank address of the erase-suspended bank is required when writing this command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.



Notes:

- 1. See Table 14 for erase command sequence.
- 2. See the section on DQ3 for information on the sector erase timer.

Figure 4. Erase Operation

Command		s					Bus	Cycles	(Notes 2-	-5)					
Sequence		Cycles	First Second		ond	Third		Fourth		Fifth		Sixth			
	(Note 1)		ΰ	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read (Note 6)		1	RA	RD											
Res	et (Note 7)		1	XXX	F0										
8)	Manufacturer ID	Word	4	555	AA	2AA	55	(BA)555	90	(BA)X00	01				
	Device ID	Word	4	555	AA	2AA	55	(BA)555	90	(BA)X01	see Table 15				
Autoselect (Note	SecSi Sector Factory Protect (Note 9)	Word	4	555	AA	2AA	55	(BA)555	90	(BA)X03	81/01				
Autos	Sector Protect Verify (Note 10)	Word	4	555	AA	2AA	55	(BA)555	90	(SA)X02	00/01				
Enter SecSi Sector Region Word		Word	3	555	AA	2AA	55	555	88						
Exit	SecSi Sector Region	Word	4	555	AA	2AA	55	555	90	XXX	00				
Pro	gram	Word	4	555	AA	2AA	55	555	A0	PA	PD				
Unlo	ock Bypass	Word	3	555	AA	2AA	55	555	20						
Unlo	ock Bypass Program (No	te 11)	2	XXX	A0	PA	PD								
Unlock Bypass Reset (Note 12)		2	XXX	90	XXX	00									
Chip Erase Word		6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10	
Sector Erase Word		6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30	
Erase Suspend (Note 13)		1	BA	B0											
Erase Resume (Note 14)		1	BA	30				4.	18. 11	-					
CFI	CFI Query (Note 15) Word		1	55	98				6 5						1

Table 14. Command Definitions

Legend:

X = Don't care

- RA = Address of the memory location to be read.
- RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE#f pulse, whichever happens later.

Notes:

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Except for the read cycle and the fourth cycle of the autoselect command sequence, all bus cycles are write cycles.
- 4. Data bits DQ15–DQ8 are don't care in command sequences, except for RD and PD.
- 5. Unless otherwise noted, address bits A19–A11 are don't cares.
- 6. No unlock or command cycles required when bank is in read mode.
- 7. The Reset command is required to return to reading array data (or to the erase-suspend-read mode if previously in Erase Suspend) when a bank is in the autoselect mode, or if DQ5 goes high (while the bank is providing status information).
- 8. The fourth cycle of the autoselect command sequence is a read cycle. The system must provide the bank address to obtain the manufacturer ID, device ID, or SecSi Sector factory protect information. Data bits DQ15–DQ8 are don't care. See the Autoselect Command Sequence section for more information.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE#f pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A19–A12 uniquely select any sector.
 BA = Address of the bank that is being switched to autoselect mode, is in bypass mode, or is being erased.

- 9. The data is 80h for factory locked and 00h for not factory locked.
- 10. The data is 00h for an unprotected sector/sector block and 01h for a protected sector/sector block.
- 11. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
- 12. The Unlock Bypass Reset command is required to return to reading array data when the bank is in the unlock bypass mode.
- 13. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation, and requires the bank address.
- 14. The Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.
- 15. Command is valid when device is ready to read array data or when device is in autoselect mode.

Device	Autoselect Device ID
Am29DL161D	36h (T), 39h (B)
Am29DL162D	2Dh (T), 2Eh (B)
Am29DL163D	28h (T), 2Bh (B)
Am29DL164D	33h (T), 35h (B)

T = Top Boot Sector, B = Bottom Boot Sector

WRITE OPERATION STATUS

The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 16 and the following subsections describe the function of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to determine whether an Embedded Program or Erase operation is in progress or has been completed.

DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether a bank is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence.


During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 µs, then that bank returns to reading array data.

During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the bank enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately $100 \ \mu$ s, then the bank returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ0–DQ6 may be still invalid. Valid data on DQ0–DQ7 will appear on successive read cycles.

Table 16 shows the outputs for Data# Polling on DQ7. Figure 5 shows the Data# Polling algorithm. Figure 22 in the AC Characteristics section shows the Data# Polling timing diagram.



Notes:

- 1. VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.
- 2. DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 5. Data# Polling Algorithm

RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to $V_{\rm CC}$.

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is reading array data, the standby mode, or one of the banks is in the erase-suspend-read mode.

Table 16 shows the outputs for RY/BY#.

DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either OE# or CE#f to control the read cycles. When the operation is complete, DQ6 stops toggling.


After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100 μ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately 1 μ s after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 16 shows the outputs for Toggle Bit I on DQ6. Figure 6 shows the toggle bit algorithm. Figure 23 in the "AC Characteristics" section shows the toggle bit timing diagrams. Figure 24 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on DQ2: Toggle Bit II.






Figure 6. Toggle Bit Algorithm

DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE#f to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 16 to compare outputs for DQ2 and DQ6.

Figure 6 shows the toggle bit algorithm in flowchart form, and the section "DQ2: Toggle Bit II" explains the algorithm. See also the DQ6: Toggle Bit I subsection. Figure 23 shows the toggle bit timing diagram. Figure 24 shows the differences between DQ2 and DQ6 in graphical form.

Reading Toggle Bits DQ6/DQ2

Refer to Figure 6 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 6).

DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed.

The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the timing limit has been exceeded, DQ5 produces a "1."

Under both these conditions, the system must write the reset command to return to reading array data (or to the erase-suspend-read mode if a bank was previously in the erase-suspend-program mode).

DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a "0" to a "1." If the time between additional sector erase commands from the system can be assumed to be less than 50 µs, the system need not monitor DQ3. See also the Sector Erase Command Sequence section.

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted.

Table 16 shows the status of DQ3 relative to the other status bits.

Status		DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	RY/BY#	
Standard	StandardEmbedded Program AlgorithmModeEmbedded Erase Algorithm		DQ7#	Toggle	0	N/A	No toggle	0
Mode			0	Toggle	0	1	Toggle	0
Erase	Erase-Suspend-	Erase Suspended Sector	1	No toggle	0	N/A	Toggle	1
Suspend Mode	Read	Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend-Program		DQ7#	Toggle	0	N/A	N/A	0

Table 16. Write Operation Status

Notes:

1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.

- 2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
- 3. When reading write operation status bits, the system must always provide the bank address where the Embedded Algorithm is in progress. The device outputs array data if the system addresses a non-busy bank.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature

Plastic Packages-55°C to +125°C

Ambient Temperature with Power Applied.....--40°C to +85°C

Voltage with Respect to Ground

Output Short Circuit Current (Note 3) 200 mA

Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is V_{CC} +0.5 V. See Figure 7. During voltage transitions, input or I/O pins may overshoot to V_{CC} +2.0 V for periods up to 20 ns. See Figure 8.
- Minimum DC input voltage on pins OE#, RESET#, and WP#/ACC is -0.5 V. During voltage transitions, OE#, WP#/ACC, and RESET# may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 7. Maximum DC input voltage on pin RESET# is +12.5 V which may overshoot to +14.0 V for periods up to 20 ns. Maximum DC input voltage on WP#/ACC is +9.5 V which may overshoot to +12.0 V for periods up to 20 ns.
- 3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 7. Maximum Negative

Overshoot Waveform

OPERATING RANGES

Industrial (I) Devices


Ambient Temperature (T_A)-40°C to +85°C


V_{CC}f/V_{CC}s Supply Voltage

 $V_{CC}\text{f}/V_{CC}\text{s}$ for standard voltage range . . 2.7 V to 3.3 V

Operating ranges define those limits between which the functionality of the device is guaranteed.







DC CHARACTERISTICS

CMOS Compatible

Parameter Symbol	Parameter Description	Test Condition	Min	Тур	Мах	Unit	
I _{LI}	Input Load Current	$V_{IN} = V_{SS} \text{ to } V_{CC},$ $V_{CC} = V_{CC \max}$			±1.0	μA	
I _{LIT}	RESET# Input Load Current	V _{CC} = V _{CC max} ; RESET			35	μA	
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC max}$				±1.0	μA
I _{LIA}	ACC Input Leakage Current	V _{CC} = V _{CC max} , WP#/ACC = V _{ACC max}				35	μA
I _{CC1} f	Flash V _{CC} Active Read Current (Notes 1, 2)	$CE#f = V_{IL}, OE# = V_{IH},$ Word Mode	5 MHz 1 MHz		10 2	16 4	mA
I _{CC2} f	Flash V _{CC} Active Write Current (Notes 2, 3)	$CE\#f=V_{IL},OE\#=V_{IH},$	WE# = V _{IL}		15	30	mA
I _{CC3} f	Flash V _{CC} Standby Current (Note 2)	$V_{CC}f = V_{CC max}$, CE#f, F WP#/ACC = $V_{CC}f \pm 0.3$		ß	0.2	5	μA
I _{CC4} f	Flash V _{CC} Reset Current (Note 2)	$V_{CC}f = V_{CC max}$, RESET 0.3 V, WP#/ACC = V_{CC}		70.	0.2	5	μA
I _{CC5} f	Flash V _{CC} Current Automatic Sleep Mode (Notes 2, 4)	$V_{CC}f = V_{CC max}, V_{IH} = V_{C}$ $V_{IL} = V_{SS} \pm 0.3 V$		0.2	5	μA	
I _{CC6} f	Flash V _{CC} Active Read-While-Program Current (Notes 1, 2)	$CE\#f = V_{IL}, OE\# = V_{IH}$		21	45	mA	
I _{CC7} f	Flash V _{CC} Active Read-While-Erase Current (Notes 1, 2)	CE#f = V _{IL} , OE# = V _{IH}			21	45	mA
I _{CC8} f	Flash V _{CC} Active Program-While-Erase-Suspended Current (Notes 2, 5)	CE#f = V _{IL} , OE#f = V _{IH}			17	35	mA
			ACC pin		5	10	mA
I _{ACC}	ACC Accelerated Program Current	$CE#f = V_{IL}, OE# = V_{IH}$	V _{CC} pin		15	30	mA
I _{CC4} s	SRAM V _{CC} Standby Current	$CE1#s \ge V_{CC}s - 0.2V, O_{CC}s - 0.2V$	CE2s ≥			10	μA
l _{CC5} s	SRAM V _{CC} Standby Current	$CE2s \leq 0.2V$				10	μA
V _{IL}	Input Low Voltage			-0.2		0.8	V
V _{IH}	Input High Voltage			2.4		V _{CC} + 0.2	V
V _{HH}	Voltage for WP#/ACC Program Acceleration and Sector Protection/Unprotection			8.5		9.5	V
V _{ID}	Voltage for Sector Protection, Autoselect and Temporary Sector Unprotect			8.5		12.5	V
V _{OL}	Output Low Voltage	I_{OL} = 4.0 mA, $V_{CC}f = V_{CC}s = V_{CC min}$				0.45	V
V _{OH1}	Output High Voltage	$I_{OH} = -2.0 \text{ mA}, V_{CC}f = V_{CC}s = V_{CC \text{ min}}$		0.85 x V _{CC}			V
V _{OH2}		$I_{OH} = -100 \ \mu A, \ V_{CC} = V$, CC min	V _{CC} -0.4			

DC CHARACTERISTICS (Continued) CMOS Compatible

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V _{LKO}	Flash Low V _{CC} Lock-Out Voltage (Note 5)		2.3		2.5	V

Notes:

1. The I_{CC} current listed is typically less than 2 mA/MHz, with OE# at V_{IH} .

2. Maximum I_{CC} specifications are tested with $V_{CC} = V_{CC}max$.

- 3. I_{CC} active while Embedded Erase or Embedded Program is in progress.
- Automatic sleep mode enables the low power mode when addresses remain stable for t_{ACC} + 30 ns. Typical sleep mode current is 200 nA.

5. Not 100% tested.

SRAM DC AND OPERATING CHARACTERISTICS

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
I _{LI}	Input Leakage Current	$V_{IN} = V_{SS}$ to V_{CC}	-1.0		1.0	μA
I _{LO}	Output Leakage Current	$\begin{array}{l} \textbf{CE1#s = V_{IH}, CE2s = V_{IL} \text{ or } OE\# = \\ \textbf{V}_{IH} \text{ or } WE\# = \textbf{V}_{IL}, \textbf{V}_{IO} = \textbf{V}_{SS} \text{ to } \textbf{V}_{CC} \end{array}$	-1.0		1.0	μA
l _{CC1} s	Average Operating Current	$\begin{array}{l} \mbox{Cycle time = 1 } \mu s, \ 100\% \ duty, \\ \mbox{I}_{IO} = 0 \ mA, \ CE1\#s \leq 0.2 \ V, \\ \ CE2 \geq V_{CC} - 0.2 \ V, \ V_{IN} \leq 0.2 \ V \ or \\ \ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$			2	mA
I _{CC2} s	Average Operating Current	$ Cycle time = Min., I_{IO} = 0 mA, \\ 100\% duty, CE1#s = V_{IL}, CE2s = \\ V_{IH}, V_{IN} = V_{IL} = or V_{IH} $			20	mA
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA			0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1.0 mA	2.4			V
I _{SB1}	Standby Current (CMOS)	$ \begin{array}{l} \mbox{CE1\#s} \geq \mbox{V}_{CC} - 0.2 \ \mbox{V}, \mbox{CE2} \geq \mbox{V}_{CC} - \\ 0.2 \ \mbox{V} \ (\mbox{CE1\#s} \ \mbox{controlled}) \ \mbox{or} \ \ 0 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $			10	μΑ

DC CHARACTERISTICS

Zero-Power Flash






Figure 10. Typical I_{CC1} vs. Frequency

TEST CONDITIONS




Table 17. Test Specifications

Test Condition	70, 85 ns	Unit		
Output Load	1 TTL gate			
Output Load Capacitance, C _L (including jig capacitance)	30	pF		
Input Rise and Fall Times	5	ns		
Input Pulse Levels	0.0–3.0	V		
Input timing measurement reference levels	1.5	V		
Output timing measurement reference levels	1.5	V		

KEY TO SWITCHIN	G WAVEFORMS	a to the
WAVEFORM	INPUTS	OUTPUTS
	(3).	Steady
	Chi	anging from H to L
	Cha	anging from L to H
XXXXXX	Don't Care, Any Change Permitted	Changing, State Unknown
$\sum H$	Does Not Apply	Center Line is High Impedance State (High Z)

KS000010-PAL




Figure 12. Input Waveforms and Measurement Levels

AC CHARACTERISTICS

SRAM CE#s Timing

Paran	neter		Tost Sotup	Test Setup		Unit
JEDEC	Std	Description	Test Setup		All Speed Options	Onit
_	t _{CCR}	CE#s Recover Time	— Min		0	ns




AC CHARACTERISTICS Flash Read-Only Operations


Param	neter			Toot Coture		Speed (Options	Unit
JEDEC	Std	Description		Test Setup		70	85	Unit
t _{AVAV}	t _{RC}	Read Cycle Time (Note	e 1)		Min	70	85	ns
t _{AVQV}	t _{ACC}	Address to Output Dela	dress to Output Delay			70	85	ns
t _{ELQV}	t _{CE}	Chip Enable to Output	nip Enable to Output Delay			70	85	ns
t _{GLQV}	t _{OE}	Output Enable to Outp	ut Delay		Max	30	35	ns
t _{EHQZ}	t _{DF}	Chip Enable to Output	High Z (Note 1)		Max	1	6	ns
t _{GHQZ}	t _{DF}	Output Enable to Outp	ut High Z (Note 1)		Max	1	6	ns
t _{AXQX}	t _{OH}	Output Hold Time From OE#, Whichever Occur	,		Min	0		ns
			Read		Min	()	ns
	t _{OEH}	Output Enable Hold Time (Note 1)	Toggle and Data# Polling		Min	1	0	ns

Notes:

1. Not 100% tested.

2. See Figure 11 and Table 17 for test specifications.





Hardware Reset (RESET#)

Parameter		Description		All Speed Options	Unit
JEDEC	Std	Description		All Speed Options	Unit
	t _{Ready}	RESET# Pin Low (During Embedded Algorithms) to Read Mode (See Note)	Max	20	μs
	t _{Ready}	RESET# Pin Low (NOT During Embedded Algorithms) to Read Mode (See Note)	Max	500	ns
	t _{RP}	RESET# Pulse Width	Min	500	ns
	t _{RH}	Reset High Time Before Read (See Note)	Min	50	ns
	t _{RPD}	RESET# Low to Standby Mode	Min	20	μs
	t _{RB}	RY/BY# Recovery Time	Min	0	ns

Note: Not 100% tested.






Figure 15. Reset Timings

AC CHARACTERISTICS Flash Word/Byte Configuration (CIOf)

Parameter				Speed	Options	
JEDEC	Std	Description		70 85		Unit
	t_{ELFL}/t_{ELFH}	CE#f to CIOf Switching Low or High	Max	Į	5	
	t _{FLQZ}	CIOf Switching Low to Output HIGH Z	Max	25	30	ns
	t _{FHQV}	CIOf Switching High to Output Active	Min	70 85		ns





Note: Refer to the Erase/Program Operations table for t_{AS} and t_{AH} specifications.

Figure 17. CIOf Timings for Write Operations


Flash Erase and Program Operations

Parameter					Speed (Options	11
JEDEC	Std	Description		Min	70	85	Unit
t _{AVAV}	t _{wc}	Write Cycle Time (No	Write Cycle Time (Note 1)		70	85	ns
t _{AVWL}	t _{AS}	Address Setup Time	Address Setup Time (WE# to Address)		()	ns
	t _{ASO}	Address Setup Time t polling	o OE# or CE#f low during toggle bit	Min	1	5	ns
t _{WLAX}	t _{AH}	Address Hold Time (W	ddress Hold Time (WE# to Address)		4	5	ns
	t _{AHT}	Address Hold Time Fi polling	rom CE#f or OE# high during toggle bit	Min	0)	ns
t _{DVWH}	t _{DS}	Data Setup Time		Min	3	5	ns
t _{WHDX}	t _{DH}	Data Hold Time		Min	()	ns
	+	OE# Hold Time	Read	Min	0)	ns
	t _{OEH}		Toggle and Data# Polling	Min	1	0	ns
	t _{OEPH}	Output Enable High d	uring toggle bit polling	Min	2	0	ns
t _{GHEL}	t _{GHEL}	Read Recovery Time	Before Write (OE# High to CE#f Low)	Min	0		ns
t _{GHWL}	t _{GHWL}	Read Recovery Time	Before Write (OE# High to WE# Low)	Min	0		ns
t _{WLEL}	t _{ws}	WE# Setup Time (CE	#f to WE#)	Min	0		ns
t _{ELWL}	t _{cs}	CE#f Setup Time (WE	E# to CE#f)	Min	()	ns
t _{EHWH}	t _{wH}	WE# Hold Time (CE#	f to WE#)	Min	()	ns
t _{WHEH}	t _{CH}	CE#f Hold Time (CE#	f to WE#)	Min	0)	ns
t _{wLWH}	t _{WP}	Write Pulse Width		Min	30	35	ns
t _{ELEH}	t _{CP}	CE#f Pulse Width		Min	30	35	ns
t _{WHDL}	t _{WPH}	Write Pulse Width Hig	Jh	Min	0)	ns
	t _{SR/W}	Latency Between Rea	ad and Write Operations	Min	()	ns
t _{WHWH1}	t _{WHWH1}	Programming Operati	Programming Operation (Note 2)		7	7	μs
t _{WHWH1}	t _{WHWH1}	Accelerated Program	Accelerated Programming Operation (Note 2)		4	ļ	μs
t _{WHWH2}	t _{whwh2}	Sector Erase Operation	on (Note 2)	Тур	0.	.7	sec
	t _{VCS}	V _{CC} f Setup Time (Not	e 1)	Min	5	0	μs
	t _{RB}	Write Recovery Time	from RY/BY#	Min	()	ns
	t _{BUSY}	Program/Erase Valid	to RY/BY# Delay	Max	9	0	ns

Notes:

1. Not 100% tested.

2. See the "Flash Erase And Programming Performance" section for more information.








Figure 19. Accelerated Program Timing Diagram



Notes:

- 1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status").
- 2. These waveforms are for the word mode.

Figure 20. Chip/Sector Erase Operation Timings



Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 22. Data# Polling Timings (During Embedded Algorithms)

AMD 🗖

AC CHARACTERISTICS





Figure 24. DQ2 vs. DQ6

Temporary Sector/Sector Block Unprotect


Param	neter			All Speed Options	Unit
JEDEC	Std	Description		All Speed Options	Unit
	t _{VIDR}	V_{ID} Rise and Fall Time (See Note)	Min	500	ns
	t _{VHH}	$V_{\rm HH}$ Rise and Fall Time (See Note)	Min	250	ns
	t _{RSP}	RESET# Setup Time for Temporary Sector/Sector Block Unprotect	Min	4	μs
	t _{RRB}	RESET# Hold Time from RY/BY# High for Temporary Sector/Sector Block Unprotect	Min	4	μs

Note: Not 100% tested.



AMD 🗖

AC CHARACTERISTICS




Alternate CE#f Controlled Erase and Program Operations

Paran	neter			Speed (Options	
JEDEC	Std	Description		70	85	Unit
t _{AVAV}	t _{wc}	Write Cycle Time (Note 1)	Min	70	70 85	
t _{AVWL}	t _{AS}	Address Setup Time (WE# to Address)	Min	()	ns
	t _{ASO}	Address Setup Time to CE#f Low During Toggle Bit Polling	Min	1	5	ns
t _{ELAX}	t _{AH}	Address Hold Time	Min	4	5	ns
	t _{AHT}	Address Hold time from CE#f or OE# High During Toggle Bit Polling	Min	()	ns
t _{DVEH}	t _{DS}	Data Setup Time	Min	3	5	ns
t _{EHDX}	t _{DH}	Data Hold Time	Min	()	ns
t _{GHEL}	t _{GHEL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	()	ns
t _{WLEL}	t _{ws}	WE# Setup Time	Min	()	ns
t _{EHWH}	t _{WH}	WE# Hold Time	Min	()	ns
t _{ELEH}	t _{CP}	CE#f Pulse Width	Min	30	35	ns
t _{EHEL}	t _{CPH}	CE#f Pulse Width High	Min	30 35		ns
t _{WHWH1}	t _{WHWH1}	Programming Operation (Note 2)	Тур	7		μs
t _{WHWH1}	t _{WHWH1}	Accelerated Programming Operation (Note 2)	Тур	4		μs
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Note 2)	Тур	0.7		sec

Notes:

1. Not 100% tested.

2. See the "Flash Erase And Programming Performance" section for more information.




Notes:

- 1. Figure indicates last two bus cycles of a program or erase operation.
- 2. PA = program address, SA = sector address, PD = program data.
- 3. DQ7# is the complement of the data written to the device. D_{OUT} is the data written to the device.
- 4. Waveforms are for the word mode.

Figure 27. Flash Alternate CE#f Controlled Write (Erase/Program) Operation Timings

SRAM Read Cycle

Parameter	Description		Speed	Options	Unit
Symbol	Description		70	85	Unit
t _{RC}	Read Cycle Time	Min	70	85	ns
t _{AA}	Address Access Time	Max	70	85	ns
t_{CO1}, t_{CO2}	Chip Enable to Output	Max	70	85	ns
t _{OE}	Output Enable Access Time	Max	35	45	ns
t _{BA}	LB#s, UB#s to Valid Output	Max	70	85	ns
t_{LZ1}, t_{LZ2}	Chip Enable (CE1#s Low and CE2s High) to Low-Z Output	Min	1	0	ns
t _{BLZ}	UB#, LB# Enable to Low-Z Output	Min	1	0	ns
t _{oLZ}	Output Enable to Low-Z Output	Min	ļ	5	ns
	Okin dia shia ta Ulinh 7 Outrast	Min		0	
t _{HZ1} , t _{HZ2}	Chip disable to High-Z Output	Max	2	25	ns
	UD#a LD#a Disable to Link 7 Output	Min	2	0	
t _{BHZ}	UB#s, LB#s Disable to High-Z Output	Max	2	5	ns
	132	Min		0	
t _{OHZ}	Output Disable to High-Z Output	Max	2	25	ns
t _{OH}	Output Data Hold from Address Change	Min	10	15	ns



Note: $CE1#s = OE# = V_{lL}$, $CE2s = WE# = V_{lH}$, UB#s and/or LB#s = V_{lL}

Figure 28. SRAM Read Cycle—Address Controlled

AMD 🗖

AC CHARACTERISTICS





Figure 29. SRAM Read Cycle

Notes:

- 1. $WE\# = V_{IH}$, if CIOs is low, ignore UB#s/LB#s timing.
- 1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, t_{HZ} (Max.) is less than t_{LZ} (Min.) both for a given device and from device to device interconnection.

SRAM Write Cycle

Parameter	Description		Speed Options		Unit
Symbol	Description		70	85	
t _{WC}	Write Cycle Time	Min	70	85	ns
t _{Cw}	Chip Enable to End of Write	Min	60	70	ns
t _{AS}	Address Setup Time	Min		0	ns
t _{AW}	Address Valid to End of Write	Min	60	70	ns
t _{BW}	UB#s, LB#s to End of Write	Min	60	70	ns
t _{wP}	Write Pulse Time	Min	50	60	ns
t _{wR}	Write Recovery Time	Min	0		ns
	Write to Output Lligh 7	Min	0		
t _{wHZ}	Write to Output High-Z	Max	20	25	– ns
t _{DW}	Data to Write Time Overlap	Min	30	35	ns
t _{DH}	Data Hold from Write Time	Min	705	0	ns
t _{ow}	End Write to Output Low-Z	Min	CIN .	5	ns



Notes:

- 1. WE# controlled, if CIOs is low, ignore UB#s and LB#s timing.
- 1. t_{CW} is measured from CE1#s going low to the end of write.
- 2. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as CE1#s or WE# going high.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. A write occurs during the overlap (t_{WP}) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A write ends at the earliest transition when CE1#s goes high and WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.

Figure 30. SRAM Write Cycle—WE# Control


AMD

AC CHARACTERISTICS

	Address	t _{AS} (See Note 2) t _{CW} (See Note 4)
	CE1#s	(See Note 3)
	CE2s	
	UB#s, LB#s	t _{BW}
	WE#	(See Note 5)
	Data In	t _{DW} →⊷t _{DH} → Data Valid
	Data Out	High-ZHigh-ZHigh-Z
No 1. 1. 2.	tes: CE1#s controlled, if t_{CW} is measured from t_{WR} is measured from	High-Z Hi
		n the address valid to the beginning of write. g the overlap (t _{wp}) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low w

4. A write occurs during the overlap (t_{WP}) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A write ends at the earliest transition when CE1#s goes high and WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.

Figure 31. SRAM Write Cycle—CE1#s Control



4. A write occurs during the overlap (t_{WP}) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A write ends at the earliest transition when CE1#s goes high and WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.

Figure 32. SRAM Write Cycle—UB#s and LB#s Control

FLASH ERASE AND PROGRAMMING PERFORMANCE

Parameter		er Typ (Note 1) Max (Note 2)		Unit	Comments	
Sector Erase Time Chip Erase Time		0.7	15	sec	Excludes 00h programming	
		27		sec	prior to erasure (Note 4)	
Byte Program Time		5	150	μs		
Word Program Time Accelerated Byte/Word Program Time Byte Mode Chip Program Time (Note 3)		7	210	μs		
		4	120	μs		
		9	27		Excludes system level overhead (Note 5)	
		6	18	sec		

Notes:

1. Typical program and erase times assume the following conditions: 25°C, 3.0 V V_{CC}, 1,000,000 cycles. Additionally, programming typicals assume checkerboard pattern.

- 2. Under worst case conditions of $90^{\circ}C$, $V_{CC} = 2.7 V$, 1,000,000 cycles.
- 3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most byteswords program faster than the maximum program times listed.
- 4. In the pre-programming step of the Embedded Erase algorithm, all bytewords are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Table 14 for further information on command definitions.
- 6. The device has a minimum erase and program cycle endurance of 1,000,000 cycles.

FLASH LATCHUP CHARACTERISTICS

Description	Min	Мах
Input voltage with respect to V_{SS} on all pins except I/O pins (including OE# and RESET#)	–1.0 V	12.5 V
Input voltage with respect to V_{ss} on all I/O pins	–1.0 V	V _{CC} + 1.0 V
V _{CC} Current	–100 mA	+100 mA

Note: Includes all pins except V_{CC} . Test conditions: $V_{CC} = 3.0$ V, one pin at a time.

PACKAGE PIN CAPACITANCE

Parameter Symbol	Description	Test Setup	Тур	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0	11	14	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	12	16	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	14	16	pF
C _{IN3}	WP#/ACC Pin Capacitance	V _{IN} = 0	17	20	pF

Note: 7.Test conditions $T_A = 25^{\circ}C$, f = 1.0 MHz.

FLASH DATA RETENTION

Parameter Description	Test Conditions	Min	Unit
Minimum Pattern Data Retention Time	150°C	10	Years
	125°C	20	Years

Symbol	Parameter Description	Test Setup	Min	Тур	Max	Unit
V _{DR}	V _{CC} for Data Retention	CS1#s \ge V _{CC} – 0.2 V (See Note)	1.5		3.3	V
I _{DH}	Data Retention Current	V_{CC} = 1.5 V, CE1#s \ge V_{CC} – 0.2 V (See Note)		0.5	2	μA
t _{SDR}	Data Retention Set-Up Time		0			ns
t _{RDR}	Recovery Time	- See data retention waveforms	t _{RC}			ns





Figure 34. CE2s Controlled Data Retention Mode

PHYSICAL DIMENSIONS FLA069—69-Ball Fine-Pitch Grid Array 8 x 11 mm



REVISION SUMMARY

Revision A (October 24, 2001)

Initial release.

Revision A+1 (March 4, 2002)

Ordering Information

Changed package marking for Am42DL1642D (4 part numbers).

Figure 30, SRAM Write Cycle—WE# Control

In Data Out waveform, corrected t_{BW} to t_{WHZ}

Revision A+2 (February 6, 2004)

Command Definitions

The result of writing incorrect address and data values changed to reflect that doing so places the device in an unknown state.

Unlock Bypass Command Sequence

Deleted statements regarding what the first and second cycles must contain to exit the unlock bypass mode.

Table 14. Command Definitions

The first address designator in the Unlock Bypass Reset command sequence changed from BA to XXX. ·Com.cn

Trademarks

Copyright © 2002 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.

ExpressFlash is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.





Product Selector Guide	
MCP Block Diagram	
Flash Memory Block Diagram	6
Connection Diagram	.7
Special Handling Instructions for FBGA Package	7
Pin Description	
Logic Symbol	
Ordering Information	
Device Bus Operations	
Table 1. Device Bus Operations—Flash Word Mode (CIOf = V_{IH}),	-
SRAM Word Mode (CIOs = V _{CC})	.11
Table 2. Device Bus Operations—Flash Byte Mode (CIOf = V _{ss}),	
SRAM Word Mode (CIOs = V _{CC})	.12
Word/Byte Configuration	
Requirements for Reading Array Data	13
Writing Commands/Command Sequences	13
Accelerated Program Operation	13
Autoselect Functions	13
Simultaneous Read/Write Operations with Zero Latency	13
Standby Mode	14
Automatic Sleep Mode	14
RESET#: Hardware Reset Pin	14
Output Disable Mode	14
Table 3. Device Bank Division	
Table 4. Sector Addresses for Top Boot Sector Devices	
Table 5. SecSi Sector Addresses for Top Boot Devices	
Table 6. Sector Addresses for Bottom Boot Sector Devices	
Table 7. SecSi™ Addresses for Bottom Boot Devices	
Autoselect Mode	
Sector/Sector Block Protection and Unprotection	
Table 8. Top Boot Sector/Sector Block Addresses for Protection/U	
protection Table 9. Bottom Boot Sector/Sector Block Addresses	.17
for Protection/Unprotection	17
Write Protect (WP#)	
Temporary Sector/Sector Block Unprotect	
Figure 1. Temporary Sector Diock Onprotect Operation	
Figure 2. In-System Sector/Sector Block Protect and Unprotect Al	
rithms	-
SecSi (Secured Silicon) Sector Flash Memory Region	
Factory Locked: SecSi Sector Programmed and Protected	
the Factory	
Customer Lockable: SecSi Sector NOT Programmed or Pro	
tected At the Factory	
Hardware Data Protection	
Low V _{CC} Write Inhibit	
Write Pulse "Glitch" Protection	
Logical Inhibit	
Power-Up Write Inhibit	
Common Flash Memory Interface (CFI)	
Table 10. CFI Query Identification String	
System Interface String	
Table 12. Device Geometry Definition	
Table 13. Primary Vendor-Specific Extended Query	23
Command Definitions	
Reading Array Data	24
Reset Command	
Autoselect Command Sequence	
Enter SecSi Sector/Exit SecSi Sector Command Sequence	25

Byte/Word Program Command Sequence	25
Unlock Bypass Command Sequence	
Figure 3. Program Operation	
Chip Erase Command Sequence	
Sector Erase Command Sequence	
Erase Suspend/Erase Resume Commands	
Figure 4. Erase Operation	
Table 14. Command Definitions	28
Table 15. Autoselect Device ID Codes	28
Write Operation Status	29
DQ7: Data# Polling	
Figure 5. Data# Polling Algorithm	29
RY/BY#: Ready/Busy#	30
DQ6: Toggle Bit I	
Figure 6. Toggle Bit Algorithm	30
DQ2: Toggle Bit II	
Reading Toggle Bits DQ6/DQ2	31
DQ5: Exceeded Timing Limits	31
DQ3: Sector Erase Timer	31
Table 16. Write Operation Status	32
Absolute Maximum Ratings	33
Operating Ranges	33
Industrial (I) Devices	33
V _{CC} f/V _{CC} s Supply Voltage	33
DC Characteristics	
CMOS Compatible	34
SRAM DC and Operating Characteristics	35
Zero-Power Flash	
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sle	ep
Currents)	
Figure 10. Typical I _{CC1} vs. Frequency	
Test Conditions	
Figure 11. Test Setup	
Table 17. Test Specifications	
Key To Switching Waveforms	
Figure 12. Input Waveforms and Measurement Levels	
AC Characteristics	
SRAM CE#s Timing	
Figure 13. Timing Diagram for Alternating Between	38
Figure 13. Timing Diagram for Alternating Between SRAM to Flash	38 38
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations	38 38 39
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings	38 38 39 39
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#)	38 38 39 39 40
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings	38 39 39 40 40
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (CIOf)	38 39 39 40 40 41
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations	38 39 39 40 40 41 41
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (ClOf) Figure 16. ClOf Timings for Read Operations Figure 17. ClOf Timings for Write Operations	38 39 39 40 40 41 41 41
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (ClOf) Figure 16. ClOf Timings for Read Operations Figure 17. ClOf Timings for Write Operations Flash Erase and Program Operations	38 39 39 40 40 41 41 41 41
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (ClOf) Figure 16. ClOf Timings for Read Operations Figure 17. ClOf Timings for Write Operations Flash Erase and Program Operations Figure 18. Program Operation Timings	38 39 39 40 40 41 41 41 42 43
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (ClOf) Figure 16. ClOf Timings for Read Operations Figure 17. ClOf Timings for Write Operations Flash Erase and Program Operations Figure 18. Program Operation Timings Figure 19. Accelerated Program Timing Diagram	38 39 39 40 40 41 41 41 42 43 43
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (ClOf) Figure 16. ClOf Timings for Read Operations Figure 17. ClOf Timings for Write Operations Flash Erase and Program Operations Figure 18. Program Operation Timings	38 39 39 40 41 41 41 42 43 43 43
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations Figure 17. CIOf Timings for Write Operations Flash Erase and Program Operations Figure 18. Program Operations Figure 19. Accelerated Program Timing Diagram Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms).	38 39 39 40 41 41 41 42 43 43 43 44 45 45
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations Figure 17. CIOf Timings for Write Operations Figure 18. Program Operations Figure 19. Accelerated Program Timing Diagram Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms) Figure 23. Toggle Bit Timings (During Embedded Algorithms)	38 39 39 40 41 41 41 42 43 43 44 45 45 46
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations Figure 17. CIOf Timings for Write Operations Flash Erase and Program Operations Figure 18. Program Operations Figure 19. Accelerated Program Timing Diagram Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms) Figure 24. DQ2 vs. DQ6	38 39 39 40 41 41 41 42 43 43 44 45 46 46
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations Figure 17. CIOf Timings for Write Operations Figure 18. Program Operations Figure 19. Accelerated Program Timing Diagram Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms) Figure 23. Toggle Bit Timings (During Embedded Algorithms) Figure 24. DQ2 vs. DQ6 Temporary Sector/Sector Block Unprotect	38 39 39 40 41 41 41 42 43 43 44 45 46 46
 Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations Figure 17. CIOf Timings for Write Operations Figure 18. Program Operation S Figure 19. Accelerated Program Timing Diagram Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Read/Write Cycle Timings Figure 23. Toggle Bit Timings (During Embedded Algorithms) Figure 24. DQ2 vs. DQ6 Temporary Sector/Sector Block Unprotect 	38 39 39 40 41 41 42 43 43 44 45 45 46 46 47
 Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations Figure 17. CIOf Timings for Write Operations Figure 18. Program Operations Figure 18. Program Operation Timings Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms) Figure 24. DQ2 vs. DQ6 Temporary Sector/Sector Block Unprotect Figure 25. Temporary Sector/Sector Block Unprotect Timing Diagram 	38 39 39 40 40 41 41 42 43 43 44 45 45 46 46 47
Figure 13. Timing Diagram for Alternating Between SRAM to Flash Flash Read-Only Operations Figure 14. Read Operation Timings Hardware Reset (RESET#) Figure 15. Reset Timings Flash Word/Byte Configuration (CIOf) Figure 16. CIOf Timings for Read Operations Figure 17. CIOf Timings for Write Operations Flash Erase and Program Operations Figure 18. Program Operations Figure 19. Accelerated Program Timing Diagram Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Read/Write Cycle Timings Figure 23. Toggle Bit Timings (During Embedded Algorithms) Figure 24. DQ2 vs. DQ6 Temporary Sector/Sector Block Unprotect Figure 25. Temporary Sector/Sector Block Unprotect	38 39 39 40 41 41 41 42 43 43 44 45 46 46 47 47

Alternate CE#f Controlled Erase and Program Operations	s 49
Figure 27. Flash Alternate CE#f Controlled Write (Erase/Progr	am) Op-
eration Timings	50
SRAM Read Cycle	51
Figure 28. SRAM Read Cycle—Address Controlled	51
Figure 29. SRAM Read Cycle	52
SRAM Write Cycle	53
Figure 30. SRAM Write Cycle—WE# Control	53
Figure 31. SRAM Write Cycle—CE1#s Control	54
Figure 32. SRAM Write Cycle—UB#s and LB#s Control	55
Flash Erase And Programming Performance	56

Flash Latchup Characteristics	56
Package Pin Capacitance	56
FLASH Data Retention	56
SRAM Data Retention Characteristics	57
Figure 33. CE1#s Controlled Data Retention Mode	57
Figure 34. CE2s Controlled Data Retention Mode	57
Physical Dimensions	58
FLA069-69-Ball Fine-Pitch Grid Array 8 x 11 mm	58
Revision Summary	59
Revision A (October 24, 2001)	59



Am42DL16x2D

Stacked Multi-Chip Package (MCP) Flash Memory and SRAM Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM

DISTINCTIVE CHARACTERISTICS

MCP Features

- Power supply voltage of 2.7 to 3.3 volt
- High performance
 - Access time as fast as 70 ns
- Package — 69-Ball FBGA
- Operating Temperature
 - -40°C to +85°C

Flash Memory Features

ARCHITECTURAL ADVANTAGES

- Simultaneous Read/Write operations
 - Data can be continuously read from one bank while executing erase/program functions in other bank
 - Zero latency between read and write operations
- Secured Silicon (SecSi) Sector: Extra 64 KByte sector
 - Factory locked and identifiable: 16 bytes available for secure, random factory Electronic Serial Number; verifiable as factory locked through autoselect function.
 - Customer lockable: Can be read, programmed, or erased just like other sectors. Once locked, data cannot be changed
- **Zero Power Operation**
 - Sophisticated power management circuits reduce power consumed during inactive periods to nearly zero
- Top or bottom boot block
- Manufactured on 0.23 µm process technology
- Compatible with JEDEC standards
 - Pinout and software compatible with single-power-supply flash standard

PERFORMANCE CHARACTERISTICS

- High performance
 - 70 ns access time
 - Program time: 4 µs/word typical utilizing Accelerate function
- Ultra low power consumption (typical values)
 - 2 mA active read current at 1 MHz
 - 10 mA active read current at 5 MHz
 - 200 nA in standby or automatic sleep mode
- Minimum 1 million write cycles guaranteed per sector
- 20 Year data retention at 125°C
 - Reliable operation for the life of the system

SOFTWARE FEATURES

- Data Management Software (DMS)
 - AMD-supplied software manages data programming and erasing, enabling EEPROM emulation
 - Eases sector erase limitations
- Supports Common Flash Memory Interface (CFI)
- Erase Suspend/Erase Resume
 - Suspends erase operations to allow programming in same bank
- Data# Polling and Toggle Bits

 Provides a software method of detecting the status of program or erase cycles

Unlock Bypass Program command

Reduces overall programming time when issuing multiple program command sequences

HARDWARE FEATURES

- Any combination of sectors can be erased
- Ready/Busy# output (RY/BY#)
 - Hardware method for detecting program or erase cycle completion
- Hardware reset pin (RESET#)
 - Hardware method of resetting the internal state machine to reading array data
- WP#/ACC input pin
 - Write protect (WP#) function allows protection of two outermost boot sectors, regardless of sector protect status
 - Acceleration (ACC) function accelerates program timing
- Sector protection
 - Hardware method of locking a sector, either in-system or using programming equipment, to prevent any program or erase operation within that sector
 - Temporary Sector Unprotect allows changing data in protected sectors in-system

SRAM Features

Power dissipation

- Operating: 20 mA maximum
- Standby: 10 µA maximum
- CE1#s and CE2s Chip Select
- Power down features using CE1#s and CE2s
- Data retention supply voltage: 1.5 to 3.3 volt
- Byte data control: LB#s (DQ0–DQ7), UB#s (DQ8–DQ15)

GENERAL DESCRIPTION

Am29DL16xD Features

The Am29DL16xD family is a 16 megabit, 3.0 volt-only flash memory device, organized as 1,048,576 words of 16 bits or 2,097,152 bytes of 8 bits each. Word mode data appears on DQ15–DQ0; byte mode data appears on DQ7–DQ0. The device is designed to be programmed in-system with the standard 3.0 volt V_{CC} supply, and can also be programmed in standard EPROM programmers.

The device is available with access times of 70 ns or 85 ns. The device is offered in a 69-ball FBGA package. Standard control pins—chip enable (CE#f), write enable (WE#), and output enable (OE#)—control normal read and write operations, and avoid bus contention issues.

The device requires only a **single 3.0 volt power sup-ply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

Simultaneous Read/Write Operations with Zero Latency

The Simultaneous Read/Write architecture provides **simultaneous operation** by dividing the memory space into two banks. The device can improve overall system performance by allowing a host system to program or erase in one bank, then immediately and simultaneously read from the other bank, with zero latency. This releases the system from waiting for the completion of program or erase operations.

The Am29DL16xD devices uses multiple bank architectures to provide flexibility for different applications. Four devices are available with the following bank sizes:

Device	Bank 1	Bank 2
DL161	0.5 Mb	15.5 Mb
DL162	2 Mb	14 Mb
DL163	4 Mb	12 Mb
DL164	8 Mb	8 Mb

The Secured Silicon (SecSi) Sector is an extra 64 Kbit sector capable of being permanently locked by AMD or customers. The SecSi Sector Indicator Bit (DQ7) is permanently set to a 1 if the part is factory locked, and set to a 0 if customer lockable. This way, customer lockable parts can never be used to replace a factory locked part.

Factory locked parts provide several options. The SecSi Sector may store a secure, random 16 byte ESN (Electronic Serial Number). Customer Lockable parts may utilize the SecSi Sector as bonus space, reading and writing like any other flash sector, or may permanently lock their own code there.

DMS (Data Management Software) allows systems to easily take advantage of the advanced architecture of the simultaneous read/write product line by allowing removal of EEPROM devices. DMS will also allow the system software to be simplified, as it will perform all functions necessary to modify data in file structures, as opposed to single-byte modifications. To write or update a particular piece of data (a phone number or configuration data, for example), the user only needs to state which piece of data is to be updated, and where the updated data is located in the system. This is an advantage compared to systems where user-written software must keep track of the old data location, status, logical to physical translation of the data onto the Flash memory device (or memory devices), and more. Using DMS, user-written software does not need to interface with the Flash memory directly. Instead, the user's software accesses the Flash memory by calling one of only six functions. AMD provides this software to simplify system design and software integration efforts.

The device offers complete compatibility with the **JEDEC single-power-supply Flash command set standard**. Commands are written to the command register using standard microprocessor write timings. Reading data out of the device is similar to reading from other Flash or EPROM devices.

The host system can detect whether a program or erase operation is complete by using the device **status bits:** RY/BY# pin, DQ7 (Data# Polling) and DQ6/DQ2 (toggle bits). After a program or erase cycle has been completed, the device automatically returns to reading array data.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Hardware data protection measures include a low V_{CC} detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both modes.

TABLE OF CONTENTS

Product Selector Guide	
MCP Block Diagram	
Flash Memory Block Diagram	
Connection Diagram	
Special Handling Instructions for FBGA Package	
Pin Description	
Logic Symbol	
Ordering Information	
Device Bus Operations	10
Table 1. Device Bus Operations—Flash Word Mode (CIOf = V_{IH}),	
SRAM Word Mode (CIOs = V_{CC}) Table 2. Device Bus Operations—Flash Byte Mode (CIOf = V_{SS}),	.11
SRAM Word Mode (CIOs = V_{CC})	
Word/Byte Configuration	13
Requirements for Reading Array Data	
Writing Commands/Command Sequences	
Accelerated Program Operation	
Autoselect Functions	
Simultaneous Read/Write Operations with Zero Latency	
Standby Mode	
Automatic Sleep Mode	
RESET#: Hardware Reset Pin	
Output Disable Mode	14
Table 3. Device Bank Division	
Table 4. Sector Addresses for Top Boot Sector Devices	
Table 5. SecSi Sector Addresses for Top Boot Devices	
Table 6. Sector Addresses for Bottom Boot Sector Devices	
Table 7. SecSi™ Addresses for Bottom Boot Devices	
Sector/Sector Block Protection and Unprotection	
Table 8. Top Boot Sector/Sector Block Addresses for Protection/U	
protection	
Table 9. Bottom Boot Sector/Sector Block Addresses	
for Protection/Unprotection	.17
Write Protect (WP#)	18
Temporary Sector/Sector Block Unprotect	
Figure 1. Temporary Sector Unprotect Operation	
Figure 2. In-System Sector/Sector Block Protect and Unprotect Alg	
rithms	
SecSi (Secured Silicon) Sector Flash Memory Region	
Factory Locked: SecSi Sector Programmed and Protected A the Factory	
Customer Lockable: SecSi Sector NOT Programmed or Pro	
tected At the Factory	
Hardware Data Protection	
Low V _{CC} Write Inhibit	
Write Pulse "Glitch" Protection	21
Logical Inhibit	
Power-Up Write Inhibit	
Common Flash Memory Interface (CFI)	
Table 10. CFI Query Identification String	
System Interface String	
Table 12. Device Geometry Definition	22
Table 13. Primary Vendor-Specific Extended Query	23
Command Definitions	
Deading Arrow Data	
Reading Array Data	
Reset Command	24

Enter SecSi Sector/Exit SecSi Sector Command Sequence 2 Byte/Word Program Command Sequence 2 Figure 3. Program Operation 2 Chip Erase Command Sequence 2 Erase Suspend/Erase Resume Commands 2 Figure 4. Erase Operation 2 Table 14. Command Definitions 2 Table 15. Autoselect Device ID Codes 2 Write Operation Status 2 DQ7: Data# Polling Algorithm 2 Figure 5. Data# Polling Algorithm 2 Figure 6. Toggle Bit 1 3 Figure 7. Toggle Bit 1 3 Figure 6. Toggle Bit 1 3 Po2: Toggle Bit 1 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Notsrial (I) Devices 3 V _{CC} I/V _{CC} S Supply Voltage 3 DC Characteristics 3 SRAM DC and Operating Characteristics 3 Absolute Maximum Ratings 3 Actions 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Table 12. Input Waveforms and Meas		
Unlock Bypass Command Sequence 2 Figure 3. Program Operation 2 Sector Erase Command Sequence 2 Erase Suspend/Erase Resume Commands 2 Figure 4. Erase Operation 7 Table 14. Command Definitions 7 Table 15. Autoselect Device ID Codes 2 Write Operation Status 2 DQ7: Data# Polling 2 Figure 5. Data# Polling Algorithm 7 RY/BV#: Ready/Busy# 2 DQ6: Toggle Bit I 3 Figure 6. Toggle Bit Algorithm 3 DQ2: Toggle Bit I 3 Reading Toggle Bits DQ6/DQ2 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Operating Ranges 3 Industrial (i) Devices 3 V _{CC} /Mos Supply Voltage 3 Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Figure 11. Test Setup 3 Figure 11. Test Setup 3 Figure 12. Input Waveforms and Measurement Levels 3		
Figure 3. Program Operation 2 Chip Erase Command Sequence 2 Sector Erase Command Sequence 2 Erase Suspend/Erase Resume Commands 2 Figure 4. Erase Operation 2 Table 14. Command Definitions 2 Table 15. Autoselect Device ID Codes 2 Write Operation Status 2 DQ7: Data# Polling Algorithm 2 Figure 5. Data# Polling Algorithm 2 DQ6: Toggle Bit I 3 Figure 6. Toggle Bit Algorithm 3 DQ6: Toggle Bit I 3 Reading Toggle Bits DQ6/DQ2 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 VccftVocs Supply Voltage 3 VccftVocs Supply Voltage 3 VccftVocs Supply Voltage 3 Figure 9. Loc1 Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical L _{CC1} vs. Frequency 3 Figure 11. Test Setup. 3 Table 17. Test Setup. 3		
Chip Erase Command Sequence 2 Sector Erase Command Sequence 2 Erase Suspend/Erase Resume Commands 2 Figure 4. Erase Operation 2 Table 14. Command Definitions 2 Table 15. Autoselect Device ID Codes 2 Write Operation Status 2 DQ7: Data# Polling 2 Figure 5. Data# Polling Algorithm 2 PQ8: Toggle Bit 1 3 Figure 6. Toggle Bit Algorithm 3 DQ6: Toggle Bit 1 3 Pace 7. Toggle Bit DQ6/DQ2 3 DQ5: Exceeded Timing Limits 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 Vccf/Vocs Supply Voltage 3 Vccf/Vocs Supply Voltage 3 Zero-Power Flash 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Figure 12. Input Waveforms 3 Figure 13. Timing Diagram for Alternating Between 3 <		
Sector Erase Command Sequence 2 Erase Suspend/Erase Resume Commands 2 Figure 4. Erase Operation 2 Table 14. Command Definitions 2 Table 15. Autoselect Device ID Codes 2 Write Operation Status 2 DQ7: Data# Polling 2 Figure 5. Data# Polling Algorithm 2 PQ6: Toggle Bit I 3 Figure 6. Toggle Bit Algorithm 3 DQ2: Toggle Bit I 3 Reading Toggle Bits DQ6/DQ2 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 9 V _{Ccf} /V _{Co} s Supply Voltage 3 Zero-Power Flash 3 Figure 10. Typical I _{Cc1} vs. Frequency 3 Figure 11. Test Specifications 3 Figure 12. Input Waveforms 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM DC and Operation Timings 3 Figure 13. Timing Diagram for Alternating Between 3 Figure 14. Rea		
Erase Suspend/Erase Resume Commands 2 Figure 4. Erase Operation 2 Table 14. Command Definitions 2 Table 15. Autoselect Device ID Codes 2 Write Operation Status 2 DQ7: Data# Polling 2 Figure 5. Data# Polling Algorithm 2 RY/BY#: Ready/Busy# 2 DQ6: Toggle Bit I 3 Figure 6. Toggle Bit Algorithm 3 DQ2: Toggle Bit I 3 DQ2: Toggle Bit I 3 DQ3: Sector Erase Timer 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 V _{Ccf} /V _{CC} S Supply Voltage 3 Zero-Power Flash 3 Figure 9. I _{Cc1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{Cc1} vs. Frequency 3 Figure 11. Test Setup 3 Figure 12. Input Waveforms 3 Figure 13. Timing Diagram for Alternating Between SRAM to Flash 3 Figure 14. Read Operation Timings 4		
Figure 4. Erase Operation 2 Table 14. Command Definitions 2 Table 15. Autoselect Device ID Codes 2 Write Operation Status 2 DQ7: Data# Polling 2 Figure 5. Data# Polling Algorithm 2 RY/BY#: Ready/Busy# 2 DQ6: Toggle Bit I 3 Figure 6. Toggle Bit Algorithm 2 DQ2: Toggle Bit I 3 Reading Toggle Bits DQ6/DQ2 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 V _{CC} (V _{CC} S Supply Voltage 3 V _{CC} (V _{CC} S Supply Voltage 3 Zero-Power Flash 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Figure 12. Input Waveforms 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM CE#s Timing 3 Figure 14. Read Operation Timings 4		
Table 14. Command Definitions 2 Table 15. Autoselect Device ID Codes 2 Write Operation Status 2 DQ7: Data# Polling 2 Figure 5. Data# Polling Algorithm 2 RY/BY#: Ready/Busy# 2 DQ6: Toggle Bit I 3 Figure 6. Toggle Bit Algorithm 3 DQ2: Toggle Bit I 3 Reading Toggle Bits DQ6/DQ2 3 DQ5: Exceeded Timing Limits 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Operating Ranges 3 Industrial (I) Devices 3 Cf/V cos Supply Voltage 3 DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Specifications 3 Key To Switching Waveforms 3 Figure 12. Input Waveforms and Measurement Levels 3 AC Characteristics 3 SRAM CE#s Timing 3 Figure 1		
Table 15. Autoselect Device ID Codes 2 Write Operation Status 2 DQ7: Data# Polling 2 Figure 5. Data# Polling Algorithm 2 RY/BY#: Ready/Busy# 2 DQ6: Toggle Bit I 3 Figure 6. Toggle Bit Algorithm 3 DQ2: Toggle Bit II 3 Reading Toggle Bits DQ6/DQ2 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 Vccf/Vccs Supply Voltage 3 DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup. 3 Figure 12. Input Waveforms 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM CE#s Timing 3 Figure 14. Read Operation Timings 3 Figure 15. Reset Timings 4 Flash R		
Write Operation Status 2 DQ7: Data# Polling 2 Figure 5. Data# Polling Algorithm 2 RY/BY#: Ready/Busy# 2 DQ6: Toggle Bit I 3 Figure 6. Toggle Bit Algorithm 2 DQ2: Toggle Bit I 3 Reading Toggle Bits DQ6/DQ2 3 DQ5: Exceeded Timing Limits 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 V _{CC} /V _{CQ} S Supply Voltage 3 DC Characteristics 3 Zero-Power Flash 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Figure 12. Input Waveforms and Measurement Levels 3 AC Characteristics 3 SRAM CE#s Timing 3 Figure 12. Input Waveforms and Measurement Levels 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM DC and Operations 3		
DQ7: Data# Polling 2 Figure 5. Data# Polling Algorithm 2 RY/BY#: Ready/Busy# 2 DQ6: Toggle Bit I 3 Figure 6. Toggle Bit Algorithm 3 DQ2: Toggle Bit II 3 Reading Toggle Bits DQ6/DQ2 3 DQ5: Exceeded Timing Limits 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 V _{CC} /V _{CG} S Supply Voltage 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Actor-Power Flash 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Figure 12. Input Waveforms 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM CE#s Timing 3 Figure 14. Read Operation Simps 3 Figure 15. Reset Timings 4 Figure 16. Clof Timings for Read Operations 3 Figure 15. Reset Timings 4 <tr< td=""><td></td><td></td></tr<>		
Figure 5. Data# Polling Algorithm 2 RY/BY#: Ready/Busy# 2 DQ6: Toggle Bit I 3 Figure 6. Toggle Bit Algorithm 3 DQ2: Toggle Bit I 3 Reading Toggle Bits DQ6/DQ2 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 V _{cc} f/V _{cc} s Supply Voltage 3 DC Characteristics 3 Zero-Power Flash 3 Figure 10. Typical I _{cc1} vs. Frequency 3 Figure 11. Test Setup 3 Figure 12. Input Waveforms 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM CE#s Timing 3 Figure 14. Read Operation Sings 3 Figure 15. Reset Timings 3 Figure 14. Read Operation Sings 3 Figure 15. Reset Timings 3 Figure 12. Input Waveforms and Measurement Levels 3 AC Characteristics 3 SRAM CE#s Timing 3 <	•	
RY/BY#: Ready/Busy# S DQ6: Toggle Bit I S Figure 6. Toggle Bit Algorithm. S DQ2: Toggle Bit I S Reading Toggle Bits DQ6/DQ2 S DQ5: Exceeded Timing Limits S DQ3: Sector Erase Timer S Table 16. Write Operation Status S Absolute Maximum Ratings S Operating Ranges S V _{Ccf} /V _{Cc} s Supply Voltage S DC Characteristics S CMOS Compatible S SRAM DC and Operating Characteristics S Zero-Power Flash S Figure 9. I _{Cc1} Current vs. Time (Showing Active and Automatic Slee Currents) S Figure 10. Typical I _{Cc1} vs. Frequency. S Table 17. Test Specifications S Key To Switching Waveforms S Figure 12. Input Waveforms and Measurement Levels S AC Characteristics S SRAM DE Hash S Figure 13. Timing Diagram for Alternating Between S S SRAM to Flash S Figure 14. Read Operation Timings F Flash Read-Only Ope		
DQ6: Toggle Bit I 3 Figure 6. Toggle Bit Algorithm. 3 DQ2: Toggle Bit I 3 Reading Toggle Bits DQ6/DQ2 3 DQ5: Exceeded Timing Limits 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 V _{Cc} f/V _{Cc} S Supply Voltage 3 DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{Cc1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{Cc1} vs. Frequency 3 Figure 11. Test Setup. 3 Table 17. Test Specifications 3 Figure 12. Input Waveforms and Measurement Levels 3 AC Characteristics 3 SRAM to Flash 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM to Flash 3 Figure 14. Read Operation Timings 4 Flash Read-Only		
Figure 6. Toggle Bit Algorithm. 3 DQ2: Toggle Bit II 3 Reading Toggle Bits DQ6/DQ2 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 V _{CC} f/V _{CC} S Supply Voltage 3 DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup. 3 Table 17. Test Specifications 3 Key To Switching Waveforms 3 Figure 12. Input Waveforms and Measurement Levels 3 Figure 13. Timing Diagram for Alternating Between SRAM to Flash 3 Figure 14. Read Operation Timings 3 Figure 15. Reset Timings 3 Figure 16. Cloft Timings for Read Operations 4 Figure 17. Cloft Timings for Read Operations 4 Fig		
DQ2: Toggle Bit II 3 Reading Toggle Bits DQ6/DQ2 3 DQ5: Exceeded Timing Limits 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 V _{Ccf} /V _{Cc} S Supply Voltage 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{Cc1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{Cc1} vs. Frequency 3 Figure 11. Test Setup. 3 Figure 12. Input Waveforms 3 Figure 13. Timing Diagram for Alternating Between SRAM to Flash. 3 Figure 14. Read Operation Timings 4 Figure 15. Reset Timings 3 Figure 16. ClOf Timings for Read Operations 4 Figure 17. Clof Timings for Read Operations 4 Figure 18. Program Operation Timings 4 Figure 19. Reset Timing for Write Operations 4 Figure 13. Timing Diagram for Alternating Between SRAM to Flash 3 </td <td></td> <td></td>		
Reading Toggle Bits DQ6/DQ2 3 DQ5: Exceeded Timing Limits 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 V _{CC} f/V _{CC} S Supply Voltage 3 DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Figure 12. Input Waveforms and Measurement Levels 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM CE#s Timings 4 Figure 14. Read Operation Timings 4 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Write Operations 4 Figure 17. ClOf Timings for Write Operations 4 Figure 18. Program Operation Timings <td></td> <td></td>		
DQ5: Exceeded Timing Limits 3 DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 V _{CC} f/V _{CC} S Supply Voltage 3 DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Figure 12. Input Waveforms and Measurement Levels 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between SRAM to Flash 3 Figure 14. Read Operation Timings 4 Figure 15. Reset Timings 4 Figure 16. Reset Timings 4 Figure 17. Clof Timings for Write Operations 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 1		
DQ3: Sector Erase Timer 3 Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 V _{CC} f/V _{CC} S Supply Voltage 3 DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Figure 12. Input Waveforms 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM CE#s Timing 3 Figure 14. Read Operation Timings 4 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Write Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 19. Accelerated Program Timing Diagram 4	Reading Toggle Bits DQ6/DQ2	31
Table 16. Write Operation Status 3 Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 V _{CC} f/V _{CC} S Supply Voltage 3 DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Sleec Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Figure 12. Input Waveforms 3 Figure 13. Timing Diagram for Alternating Between SRAM to Flash 3 Figure 13. Timing Diagram for Alternating Between SRAM to Flash 3 Figure 14. Read Operation Timings 4 Figure 15. Reset Timings 4 Figure 16. CIOf Timings for Read Operations 4 Figure 17. CIOf Timings for Read Operations 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Ti	DQ5: Exceeded Timing Limits	31
Absolute Maximum Ratings 3 Operating Ranges 3 Industrial (I) Devices 3 V _{CC} I/V _{CC} S Supply Voltage 3 DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Table 17. Test Setup. 3 Table 17. Test Specifications 3 Figure 12. Input Waveforms 3 Figure 13. Timing Diagram for Alternating Between SRAM to Flash 3 Figure 14. Read Operation Timings 3 Figure 15. Reset Timing 3 Figure 15. Reset Timings 4 Figure 16. CIOf Timings for Read Operations 4 Figure 17. CIOf Timings for Read Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 18. Program Operation Timings 4	DQ3: Sector Erase Timer	31
Operating Ranges 3 Industrial (I) Devices 3 V _{CC} f/V _{CC} s Supply Voltage 3 DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Figure 12. Input Waveforms 3 Figure 13. Timing Diagram for Alternating Between SRAM to Flash 3 Figure 14. Read Operation Timings 3 Figure 15. Reset Timings 3 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Read Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 19. Accelerated Program Timing Diagram 4	Table 16. Write Operation Status	32
Industrial (I) Devices 3 V _{cc} f/V _{cc} s Supply Voltage 3 DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Key To Switching Waveforms 3 Figure 12. Input Waveforms and Measurement Levels 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between SRAM to Flash 3 Flash Read-Only Operations 3 Figure 15. Reset Timings 4 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Read Operations 4 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Write Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 19. Accelerated Program Timing Dia	Absolute Maximum Ratings	33
V _{ccf} /V _{cc} s Supply Voltage 3 DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{cc1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{cc1} vs. Frequency 3 Test Conditions 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Key To Switching Waveforms 3 Figure 12. Input Waveforms and Measurement Levels 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM to Flash 3 Flash Read-Only Operations 3 Figure 15. Reset Timings 4 Figure 15. Reset Timings 4 Figure 16. CIOf Timings for Read Operations 4 Figure 17. CIOf Timings for Write Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 19. Accelerated Program Timing Diagram 4 <td>Operating Ranges.</td> <td>33</td>	Operating Ranges.	33
DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Figure 12. Input Waveforms 3 Figure 12. Input Waveforms and Measurement Levels 3 AC Characteristics 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between SRAM to Flash. 3 Figure 14. Read Operation Timings 3 Figure 15. Reset Timings 3 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Read Operations 4 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Write Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 19. Accelerated Program Timing Diagram 4	Industrial (I) Devices	33
DC Characteristics 3 CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Figure 12. Input Waveforms 3 Figure 12. Input Waveforms and Measurement Levels 3 AC Characteristics 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between SRAM to Flash. 3 Figure 14. Read Operation Timings 3 Figure 15. Reset Timings 3 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Read Operations 4 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Write Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 19. Accelerated Program Timing Diagram 4		
CMOS Compatible 3 SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Figure 12. Input Waveforms 3 Figure 12. Input Waveforms and Measurement Levels 3 AC Characteristics 3 SRAM to Flash 3 Figure 13. Timing Diagram for Alternating Between SRAM to Flash 3 Figure 14. Read Operation Timings 3 Figure 15. Reset Timings 4 Figure 15. Reset Timings 4 Figure 15. Reset Timings 4 Figure 16. CIOf Timings for Read Operations 4 Figure 17. CIOf Timings for Read Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4		
SRAM DC and Operating Characteristics 3 Zero-Power Flash 3 Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Figure 12. Input Waveforms 3 Figure 12. Input Waveforms and Measurement Levels 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between SRAM to Flash 3 Figure 14. Read Operation Timings 3 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Write Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4		
Zero-Power Flash 3 Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Test Conditions 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Key To Switching Waveforms 3 Figure 12. Input Waveforms and Measurement Levels 3 AC Characteristics 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM to Flash 3 Figure 14. Read Operations 3 Figure 15. Reset (RESET#) 4 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Read Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4		
Figure 9. I _{CC1} Current vs. Time (Showing Active and Automatic Slee Currents) 3 Figure 10. Typical I _{CC1} vs. Frequency 3 Test Conditions 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Figure 12. Input Waveforms 3 Figure 12. Input Waveforms and Measurement Levels 3 AC Characteristics 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM to Flash 3 Figure 14. Read Operation Timings 3 Figure 15. Reset (RESET#) 4 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Write Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4		
Currents) Sigure 10. Typical I _{CC1} vs. Frequency. Sigure 11. Test Setup. Table 17. Test Specifications Sigure 11. Test Setup. Sigure 12. Test Specifications Key To Switching Waveforms Sigure 12. Input Waveforms and Measurement Levels Sigure 12. Input Waveforms AC Characteristics Sigure 13. Timing Diagram for Alternating Between SRAM CE#s Timing Figure 13. Timing Diagram for Alternating Between SRAM to Flash Sigure 14. Read Operation Timings Figure 14. Read Operation Timings Sigure 15. Reset Timings Sigure 14. Read Operation Timings Hardware Reset (RESET#) Sigure 15. Reset Timings Sigure 14. Read Operation CIOf) Figure 15. Reset Timings Sigure 14. Read Operation Timings Sigure 14. Read Operation Timings Figure 15. Reset Timings Sigure 14. Read Operation Timings Sigure 14. Read Operation Timings Figure 15. Reset Timings Sigure 14. Read Operation Timings Sigure 14. Read Operation Timings Figure 15. Reset Timings Sigure 14. Read Operation Timings Sigure 14. Read Operation Timings Figure 16. CIOf Timings for Read Operations Sigure 14. Read Program Operations Sigure 14. Read Program Operations Figure 18. Program Operation Timings Sigure 14. Read Program Operation Timings Sigure 14. Read Program Operatio		
Figure 10. Typical I _{CC1} vs. Frequency 3 Test Conditions 3 Figure 11. Test Setup 3 Table 17. Test Specifications 3 Key To Switching Waveforms 3 Figure 12. Input Waveforms and Measurement Levels 3 AC Characteristics 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM to Flash 3 Figure 14. Read Operation Timings 3 Figure 15. Reset (RESET#) 4 Figure 15. Reset Timings 4 Figure 16. Clof Timings for Read Operations 4 Figure 17. Clof Timings for Write Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4		
Figure 11. Test Setup		
Table 17. Test Specifications 3 Key To Switching Waveforms 3 Figure 12. Input Waveforms and Measurement Levels 3 AC Characteristics 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM to Flash 3 Flash Read-Only Operations 3 Figure 14. Read Operation Timings 3 Hardware Reset (RESET#) 4 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Write Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4		
Key To Switching Waveforms 3 Figure 12. Input Waveforms and Measurement Levels 3 AC Characteristics 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM to Flash 3 Flash Read-Only Operations 3 Figure 14. Read Operation Timings 3 Hardware Reset (RESET#) 4 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Write Operations 4 Figure 18. Program Operation Timings 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4	Figure 11. Test Setup	37
Figure 12. Input Waveforms and Measurement Levels 3 AC Characteristics 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM to Flash 3 Flash Read-Only Operations 3 Figure 14. Read Operation Timings 3 Hardware Reset (RESET#) 4 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Write Operations 4 Flash Erase and Program Operations 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4	Table 17. Test Specifications	37
AC Characteristics 3 SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM to Flash 3 Flash Read-Only Operations 3 Figure 14. Read Operation Timings 3 Hardware Reset (RESET#) 4 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Write Operations 4 Flash Erase and Program Operations 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4	Key To Switching Waveforms	37
SRAM CE#s Timing 3 Figure 13. Timing Diagram for Alternating Between 3 SRAM to Flash 3 Flash Read-Only Operations 3 Figure 14. Read Operation Timings 3 Hardware Reset (RESET#) 4 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Write Operations 4 Flash Erase and Program Operations 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4	Figure 12. Input Waveforms and Measurement Levels	37
Figure 13. Timing Diagram for Alternating Between 3 SRAM to Flash 3 Flash Read-Only Operations 3 Figure 14. Read Operation Timings 3 Hardware Reset (RESET#) 4 Figure 15. Reset Timings 4 Figure 15. Reset Timings 4 Figure 16. ClOf Timings for Read Operations 4 Figure 17. ClOf Timings for Write Operations 4 Flash Erase and Program Operations 4 Figure 18. Program Operation Timings 4 Figure 20. Chip/Sector Erase Operation Timings 4	AC Characteristics	38
SRAM to Flash S Flash Read-Only Operations S Figure 14. Read Operation Timings S Hardware Reset (RESET#) S Hardware Reset (RESET#) S Figure 15. Reset Timings S Flash Word/Byte Configuration (CIOf) S Figure 16. CIOf Timings for Read Operations S Figure 17. CIOf Timings for Write Operations S Flash Erase and Program Operations S Figure 18. Program Operation Timings S Figure 19. Accelerated Program Timing Diagram S Figure 20. Chip/Sector Erase Operation Timings S	SRAM CE#s Timing	38
Flash Read-Only Operations 3 Figure 14. Read Operation Timings 3 Hardware Reset (RESET#) 4 Figure 15. Reset Timings 4 Flash Word/Byte Configuration (CIOf) 4 Figure 16. CIOf Timings for Read Operations 4 Figure 17. CIOf Timings for Write Operations 4 Flash Erase and Program Operations 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4	Figure 13. Timing Diagram for Alternating Between	
Figure 14. Read Operation Timings 3 Hardware Reset (RESET#) 4 Figure 15. Reset Timings 4 Flash Word/Byte Configuration (CIOf) 4 Figure 16. CIOf Timings for Read Operations 4 Figure 17. CIOf Timings for Write Operations 4 Flash Erase and Program Operations 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4		
Hardware Reset (RESET#) 4 Figure 15. Reset Timings 4 Flash Word/Byte Configuration (CIOf) 4 Figure 16. CIOf Timings for Read Operations 4 Figure 17. CIOf Timings for Write Operations 4 Flash Erase and Program Operations 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4		
Figure 15. Reset Timings 4 Flash Word/Byte Configuration (CIOf) 4 Figure 16. CIOf Timings for Read Operations 4 Figure 17. CIOf Timings for Write Operations 4 Flash Erase and Program Operations 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4		
Flash Word/Byte Configuration (CIOf) 4 Figure 16. CIOf Timings for Read Operations 4 Figure 17. CIOf Timings for Write Operations 4 Flash Erase and Program Operations 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4		
Figure 16. CIOf Timings for Read Operations		
Figure 17. CIOf Timings for Write Operations 4 Flash Erase and Program Operations 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4	Flash Word/Byte Configuration (CIOf)	41
Flash Erase and Program Operations 4 Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4		
Figure 18. Program Operation Timings 4 Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4		
Figure 19. Accelerated Program Timing Diagram 4 Figure 20. Chip/Sector Erase Operation Timings 4		
Figure 20. Chip/Sector Erase Operation Timings		
	Figure 21. Back-to-back Read/Write Cycle Timings	
Figure 22. Data# Polling Timings (During Embedded Algorithms). 4		
Figure 23. Toggle Bit Timings (During Embedded Algorithms) 4		
Figure 24. DQ2 vs. DQ6		
emporary Sector/Sector Block Unprotect 4	Temporary Sector/Sector Block Unprotect	4/
Figure 25. Temporary Sector/Sector Block Unprotect Timing Diagram	· · · ·	

Figure 26. Sector/Sector Block Protect and Unprotect	
Timing Diagram 48	8
Alternate CE#f Controlled Erase and Program Operations 49	9
Figure 27. Flash Alternate CE#f Controlled Write (Erase/Program) Op)-
eration Timings	0
SRAM Read Cycle51	1
Figure 28. SRAM Read Cycle—Address Controlled 51	1
Figure 29. SRAM Read Cycle 52	2
SRAM Write Cycle	3
Figure 30. SRAM Write Cycle—WE# Control 53	3
Figure 31. SRAM Write Cycle—CE1#s Control 54	4
Figure 32. SRAM Write Cycle—UB#s and LB#s Control 55	5


Flash Erase And Programming Performance . Flash Latchup Characteristics Package Pin Capacitance	56
FLASH Data Retention	
SRAM Data Retention Characteristics	57
Figure 33. CE1#s Controlled Data Retention Mode	. 57
Figure 34. CE2s Controlled Data Retention Mode	. 57
Physical Dimensions	58
FLA069-69-Ball Fine-Pitch Grid Array 8 x 11 mm	58
Revision Summary	
Revision A (October 24, 2001)	




PRODUCT SELECTOR GUIDE

Part Number		Am42DL16x2D				
Speed Options	Standard Voltage Range: V _{CC} = 2.7–3.3 V	Flash Memory		SRAM		
		70	85	70	85	
Max Access Time (ns)		70	85	70	85	
CE# Access (ns)		70	85	70	85	
OE# Access (ns)		30	35	35	45	


MCP BLOCK DIAGRAM



FLASH MEMORY BLOCK DIAGRAM



CONNECTION DIAGRAM




69-Ball FBGA

Special Handling Instructions for FBGA Package

Special handling is required for Flash Memory products in FBGA packages. Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.


PIN DESCR	IP.	TION	LOGIC
A0–A16	=	17 Address Inputs (Common)	
A–1, A19–A17	=	4 Address Inputs (Flash)	17 _{/ N}
DQ15-DQ0	=	16 Data Inputs/Outputs (Common)	
CE#f	=	Chip Enable (Flash)	,
CE#s	=	Chip Enable (SRAM)	
OE#	=	Output Enable (Common)	
WE#	=	Write Enable (Common)	
RY/BY#	=	Ready/Busy Output	
UB#s	=	Upper Byte Control (SRAM)	
LB#s	=	Lower Byte Control (SRAM)	
CIOf	=	I/O Configuration (Flash) CIOf = V_{IH} = Word mode (x16), CIOf = V_{IL} = Byte mode (x8)	
RESET#	=	Hardware Reset Pin, Active Low	
WP#/ACC	=	Hardware Write Protect/ Acceleration Pin (Flash)	
V _{CC} f	=	Flash 3.0 volt-only single power sup- ply (see Product Selector Guide for speed options and voltage supply tolerances)	S. C
V _{CC} s	=	SRAM Power Supply	
V _{SS}	=	Device Ground (Common)	
NC	=	Pin Not Connected Internally	

LOGIC SYMBOL



ORDERING INFORMATION

The order number (Valid Combination) is formed by the following:



Am42DL16x2D

Stacked Multi-Chip Package (MCP) Flash Memory and SRAM Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM

Valid Combinations								
Order Number	Package Marking							
Am42DL1612DT70I Am42DL1612DB70I		M42000000I M42000000J						
Am42DL1612DT85I Am42DL1612DB85I		M42000000K M42000000L						
Am42DL1622DT70I Am42DL1622DB70I		M42000000M M42000000N						
Am42DL1622DT85I Am42DL1622DB85I	T, S	M42000000O M42000000P						
Am42DL1632DT70I Am42DL1632DB70I	1, 3	M42000000Q M42000000R						
Am42DL1632DT85I Am42DL1632DB85I		M42000000S M42000000T						
Am42DL1642DT70I Am42DL1642DB70I		M420000004 M420000005						
Am42DL1642DT85I Am42DL1642DB85I		M420000006 M420000007						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

DEVICE BUS OPERATIONS

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.



Operation (Notes 1, 2)	CE#f	CE1#s	CE2s	OE#	WE#	Addr.	LB#s	UB#s	RESET#	WP#/ACC (Note 4)	DQ7– DQ0	DQ15- DQ0
Deed from Floch	1	Н	Х			•	v	v		1.4.1	5	5
Read from Flash	L	Х	L	L	Н	A _{IN}	Х	Х	Н	L/H	D _{OUT}	D _{OUT}
Write to Flash	L	Н	Х	н	L	٨	x	x	н	(Note 4)		D
While to Flash	L	Х	L		L	A _{IN}	^	^	п	(11018 4)	D _{IN}	D _{IN}
Standby	V _{cc} ±	Н	х	x	х	х	х	х	$V_{CC} \pm$	Н	High-Z	High-Z
Stanuby	0.3 V	Х	L	^	^	~	^	^	0.3 V	П	піўп-2	піўп-2
Output Disable	L	L	Н	н	Н	х	L X	X L	Н	L/H	High-Z	High-Z
		Н	Х									
Flash Hardware Reset	х	Х	L	х	х	х	x	х	L	L/H	High-Z	High-Z
		Н	х									
		Х	L			SA,			-			
Sector Protect (Note 5)	L	н	х	н	L	A6 = L, A1 = H, A0 = L	X	x	VID	L/H	D _{IN}	х
Sector Unprotect (Note 5)	L	х	L	Н	L	SA, A6 = H, A1 = H, A0 = L	Cx ^O	×	V _{ID}	(Note 6)	D _{IN}	x
Temporary Sector Unprotect	×	H X	X L	x	x	A _{IN}	х	х	V _{ID}	(Note 6)	D _{IN}	High-Z
							L	L			D _{OUT}	D _{OUT}
Read from SRAM	н	L	н	L	н	A _{IN}	Н	L	н	Х	High-Z	D _{OUT}
							L	Н			D _{OUT}	High-Z
							L	L			D _{IN}	D _{IN}
Write to SRAM	Н	L	Н	Х	L	A _{IN}	Н	L	Н	Х	High-Z	D _{IN}
							L	н			D _{IN}	High-Z

Table 1. Device Bus Operations—Flash Word Mode (CIOf = V_{IH}), SRAM Word Mode (CIOs = V_{CC})

Legend: $L = Logic Low = V_{IL}$, $H = Logic High = V_{IH}$, $V_{ID} = 8.5-12.5 V$, $V_{HH} = 9.0 \pm 0.5 V$, X = Don't Care, SA = Sector Address, $A_{IN} = Address In$, $D_{IN} = Data In$, $D_{OUT} = Data Out$

Notes:

- 1. Other operations except for those indicated in this column are inhibited.
- 2. Do not apply $CE\#f = V_{IL}$, $CE1\#s = V_{IL}$ and $CE2s = V_{IH}$ at the same time.
- 3. Don't care or open LB#s or UB#s.
- If WP#/ACC = V_{IL}, the boot sectors will be protected. If WP#/ACC = V_{IH} the boot sectors protection will be removed. If WP#/ACC = V_{ACC} (9V), the program time will be reduced by 40%.
- 5. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector/Sector Block Protection and Unprotection" section.
- 6. If WP#/ACC = V_{IL}, the two outermost boot sectors remain protected. If WP#/ACC = V_{IH}, the two outermost boot sector protection depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". If WP#/ACC = V_{HH}, all sectors will be unprotected.

Operation (Notes 1, 2)	CE#f	CE1#s	CE2s			Addr.	LB#s (Note 3)	UB#s (Note 3)	RESET#	WP#/ACC (Note 4)	DQ7– DQ0	DQ15- DQ0
Read from Flash	L	H X	X	L	н	A _{IN}	х	х	Н	L/H	D _{OUT}	High-Z
Write to Flash	L	Н	X	н	L	٨	x	x	н	(Note 3)		High 7
White to Flash	L	Х	L	11	L	A _{IN}	^	Χ		(10018-3)	D _{IN}	High-Z
Standby	V _{CC} ±	Н	х	x	x	х	x	х	$V_{CC} \pm$	Н	High-Z	High-Z
Standby	0.3 V	Х	L	^	^	~	^	^	0.3 V	11	r ligh-z	r ligh-z
Output Disable	L	L	н	Н	н	Х	L	Х	Н	L/H	High-Z	High-Z
				Н	Х	Х	Х	L			-	_
Flash Hardware Reset	x	Н	Х	х	х	Х	х	х	L	L/H	High-Z	High-Z
nesei		Х	L									
Sector Protect		Н	Х			SA, A6 = L,			0			
(Note 5)	L	х	L	н	L	A1 = H, A0 = L	Х	X	VID	L/H	D _{IN}	Х
		Н	х			SA,	~ 3	3	C.			
Sector Unprotect (Note 5)	L	х	L	н	L	A6 = H, A1 = H, A0 = L	×	X	V _{ID}	(Note 6)	D _{IN}	х
Temporary Sector Unprotect	x	H X	X	x)x	A _{IN}	x	х	V _{ID}	(Note 6)	D _{IN}	High-Z
		^					L	L			D	D _{OUT}
Read from SRAM	н		Н		н	^	Н	L		х	D _{оυт} High-Z	
		-		L	11	A _{IN}	L	н	Н		-	D _{OUT} High 7
											D _{OUT}	High-Z
							L	L .			D _{IN}	D _{IN}
Write to SRAM	Н	L	Н	Х	L	A _{IN}	Н	L	Н	х	High-Z	D _{IN}
							L	Н			D _{IN}	High-Z

Table 2	Device Bus Operations	—Flash Byte Mode (C	CIOf = V _{SS}), SRAM Word Mod	le (ClOs – V)
	Device Dus Operations	-i lasti Dyte mode (C	$JOI = V_{SS}$, $JIIAM WOI'U MOU$	$(0003 - V_{CC})$

Legend: $L = Logic Low = V_{IL}$, $H = Logic High = V_{IH}$, $V_{ID} = 8.5-12.5 V$, $V_{HH} = 9.0 \pm 0.5 V$, X = Don't Care, SA = Sector Address, $A_{IN} = Address In$ (for Flash Byte Mode, DQ15 = A-1), $D_{IN} = Data In$, $D_{OUT} = Data Out$

Notes:

- 1. Other operations except for those indicated in this column are inhibited.
- 2. Do not apply $CE\#f = V_{IL}$, $CE1\#s = V_{IL}$ and $CE2s = V_{IH}$ at the same time.
- 3. Don't care or open LB#s or UB#s.
- If WP#/ACC = V_{IL}, the boot sectors will be protected. If WP#/ACC = V_{IH} the boot sectors protection will be removed. If WP#/ACC = V_{ACC} (9V), the program time will be reduced by 40%.
- 5. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector/Sector Block Protection and Unprotection" section.
- 6. If WP#/ACC = V_{IL}, the two outermost boot sectors remain protected. If WP#/ACC = V_{IH}, the two outermost boot sector protection depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". If WP#/ACC = V_{HH}, all sectors will be unprotected

Word/Byte Configuration

The CIOf pin controls whether the device data I/O pins operate in the byte or word configuration. If the CIOf pin is set at logic '1', the device is in word configuration, DQ0–DQ15 are active and controlled by CE# and OE#.

If the CIOf pin is set at logic '0', the device is in byte configuration, and only data I/O pins DQ0–DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8–DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE#f and OE# pins to V_{IL} . CE#f is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at V_{IH} . The CIOf pin determines whether the device outputs array data in words or bytes.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. Each bank remains enabled for read access until the command register contents are altered.

See "Requirements for Reading Array Data" for more information. Refer to the AC Flash Read-Only Operations table for timing specifications and to Figure 14 for the timing diagram. I_{CC1} in the DC Characteristics table represents the active current specification for reading array data.

Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE#f to V_{IL} , and OE# to V_{IH} .

For program operations, the CIOf pin determines whether the device accepts program data in bytes or words. Refer to "Word/Byte Configuration" for more information.

The device features an **Unlock Bypass** mode to facilitate faster programming. Once a bank enters the Unlock Bypass mode, only two write cycles are required to program a word or byte, instead of four. The "Word/Byte Configuration" section has details on programming data to the device using both standard and Unlock Bypass command sequences. An erase operation can erase one sector, multiple sectors, or the entire device. Tables 4–5 indicate the address space that each sector occupies. The device address space is divided into two banks: Bank 1 contains the boot/parameter sectors, and Bank 2 contains the larger, code sectors of uniform size. A "bank address" is the address bits required to uniquely select a bank. Similarly, a "sector address" is the address bits required to uniquely select a sector.

 I_{CC2} in the DC Characteristics table represents the active current specification for the write mode. The AC Characteristics section contains timing specification tables and timing diagrams for write operations.

Accelerated Program Operation

The device offers accelerated program operations through the ACC function. This is one of two functions provided by the WP#/ACC pin. This function is primarily intended to allow faster manufacturing throughput at the factory.

If the system asserts V_{HH} on this pin, the device automatically enters the aforementioned Unlock Bypass mode, temporarily unprotects any protected sectors, and uses the higher voltage on the pin to reduce the time required for program operations. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing V_{HH} from the WP#/ACC pin returns the device to normal operation. Note that the WP#/ACC pin must not be at V_{HH} for operations other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

Autoselect Functions

If the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to the Autoselect Mode and Autoselect Command Sequence sections for more information.

Simultaneous Read/Write Operations with Zero Latency

This device is capable of reading data from one bank of memory while programming or erasing in the other bank of memory. An erase operation may also be suspended to read from or program to another location within the same bank (except the sector being erased). Figure 21 shows how read and write cycles may be initiated for simultaneous operation with zero latency. I_{CC6} and I_{CC7} in the DC Characteristics table represent the current specifications for read-while-program and read-while-erase, respectively.

Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE#f and RESET# pins are both held at $V_{CC} \pm 0.3$ V. (Note that this is a more restricted voltage range than V_{IH} .) If CE#f and RESET# are held at V_{IH} , but not within $V_{CC} \pm 0.3$ V, the device will be in the standby mode, but the standby current will be greater. The device requires standard access time (t_{CE}) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

 ${\rm I}_{\rm CC3}$ in the DC Characteristics table represents the standby current specification.

Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for t_{ACC} + 30 ns. The automatic sleep mode is independent of the CE#f, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. I_{CC4} in the DC Characteristics table represents the automatic sleep mode current specification.

RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of t_{RP} the device immediately terminates any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at $V_{SS} \pm 0.3$ V, the device draws CMOS standby current (I_{CC4}). If RESET# is held at V_{IL} but not within $V_{SS} \pm 0.3$ V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a "0" (busy) until the internal reset operation is complete, which requires a time of t_{READY} (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is "1"), the reset operation is completed within a time of t_{READY} (not during Embedded Algorithms). The system can read data t_{RH} after the RESET# pin returns to V_{IH}.

Refer to the AC Characteristics tables for RESET# parameters and to Figure 15 for the timing diagram.

Output Disable Mode

When the OE# input is at $V_{\rm IH},$ output from the device is disabled. The output pins are placed in the high impedance state.

Device		Bank 1		Bank 2
Part Number	Megabits	Sector Sizes	Megabits	Sector Sizes
Am29DL161D 0.5 Mbit		Eight 8 Kbyte/4 Kword	15.5 Mbit	Thirty-one 64 Kbyte/32 Kword
Am29DL162D	2 Mbit	Eight 8 Kbyte/4 Kword, three 64 Kbyte/32 Kword	14 Mbit	Twenty-eight 64 Kbyte/32 Kword
Am29DL163D	4 Mbit	Eight 8 Kbyte/4 Kword, seven 64 Kbyte/32 Kword	12 Mbit	Twenty-four 64 Kbyte/32 Kword
Am29DL164D	8 Mbit	Eight 8 Kbyte/4 Kword, fifteen 64 Kbyte/32 Kword	8 Mbit	Sixteen 64 Kbyte/32 Kword

Table 3.	Device	Bank	Division
	001100	Bailly	BITIOIOII

Am29DL164DT	Am29DL163DT	Am29DL162DT	Am29DL161DT	Sector	Sector Address A19–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
				SA0	00000xxx	64/32	000000h-00FFFFh	00000h-07FFFh
				SA1	00001xxx	64/32	010000h-01FFFFh	08000h-0FFFFh
				SA2	00010xxx	64/32	020000h-02FFFFh	10000h-17FFFh
				SA3	00011xxx	64/32	030000h-03FFFFh	18000h-1FFFFh
				SA4	00100xxx	64/32	040000h-04FFFFh	20000h-27FFFh
				SA5	00101xxx	64/32	050000h-05FFFFh	28000h-2FFFFh
				SA6	00110xxx	64/32	060000h-06FFFFh	30000h-37FFFh
k 2				SA7	00111xxx	64/32	070000h-07FFFFh	38000h-3FFFFh
Bank 2				SA8	01000xxx	64/32	080000h-08FFFFh	40000h-47FFFh
_				SA9	01001xxx	64/32	090000h-09FFFFh	48000h-4FFFFh
				SA10	01010xxx	64/32	0A0000h-0AFFFFh	50000h-57FFFh
	Bank 2			SA11	01011xxx	64/32	0B0000h-0BFFFFh	58000h-5FFFFh
	Ban			SA12	01100xxx	64/32	0C0000h-0CFFFFh	60000h-67FFFh
	_	¥ 2		SA13	01101xxx	64/32	0D0000h-0DFFFFh	68000h-6FFFFh
		Bank	2	SA14	01110xxx	64/32	0E0000h-0EFFFFh	70000h-77FFFh
		_	Bank 2	SA15	01111xxx	64/32	0F0000h-0FFFFFh	78000h–7FFFFh
			ä	SA16	10000xxx	64/32	100000h-10FFFFh	80000h-87FFFh
				SA17	10001xxx	64/32	110000h-11FFFFh	88000h-8FFFFh
				SA18	10010xxx	64/32	120000h-12FFFFh	90000h-97FFFh
				SA19	10011xxx	64/32	130000h-13FFFFh	98000h-9FFFFh
				SA20	10100xxx	64/32	140000h-14FFFFh	A0000h–A7FFFh
				SA21	10101xxx	64/32	150000h-15FFFFh	A8000h–AFFFFh
				SA22	10110xxx	64/32	160000h-16FFFFh	B0000h-B7FFFh
				SA23	10111xxx	64/32	170000h-17FFFFh	B8000h-BFFFFh
				SA24	11000xxx	64/32	180000h-18FFFFh	C0000h–C7FFFh
				SA25	11001xxx	64/32	190000h-19FFFFh	C8000h–CFFFFh
-				SA26	11010xxx	64/32	1A0000h-1AFFFFh	D0000h-D7FFFh
Bank 1				SA27	11011xxx	64/32	1B0000h-1BFFFFh	D8000h-DFFFFh
ä				SA28	11100xxx	64/32	1C0000h-1CFFFFh	E0000h-E7FFh
				SA29	11101xxx	64/32	1D0000h-1DFFFFh	E8000h-EFFFFh
	Ξ			SA30	11110xxx	64/32	1E0000h-1EFFFFh	F0000h-F7FFFh
	Bank 1			SA31	11111000	8/4	1F0000h-1F1FFFh	F8000h–F8FFFh
	â	E.		SA32	11111001	8/4	1F2000h-1F3FFFh	F9000h-F9FFFh
		Bank 1		SA33	11111010	8/4	1F4000h-1F5FFFh	FA000h-FAFFFh
		ш	Bank 1	SA34	11111011	8/4	1F6000h-1F7FFFh	FB000h–FBFFFh
			Bai	SA35	11111100	8/4	1F8000h-1F9FFFh	FC000h-FCFFFh
				SA36	11111101	8/4	1FA000h-1FBFFFh	FD000h-FDFFFh
				SA37	11111110	8/4	1FC000h-1FDFFFh	FE000h-FEFFFh
				SA38	11111111	8/4	1FE000h-1FFFFFh	FF000h-FFFFFh

Table 4. Sector Addresses for Top Boot Sector Devices

Note: The address range is A19:A-1 in byte mode ($CIOf=V_{IL}$) or A19:A0 in word mode ($CIOf=V_{IH}$). The bank address bits are A19–A15 for Am29DL161DT, A19–A17 for Am29DL162DT, A19 and A18 for Am29DL163DT, and A19 for Am29DL164DT

Table 5.	SecSi Sector Addresses for Top Boot Devices

Device	Sector Address	Sector	(x8)	(x16)
	A19–A12	Size	Address Range	Address Range
Am29DL16xDT	11111XXX	64/32	1F0000h-1FFFFFh	F8000h-FFFFFh



Am29DL164DB	Am29DL163DB	Am29DL162DB	Am29DL161DB	Sector	Sector Address A19–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range	
				SA0	0000000	8/4	000000h-001FFFh	00000h-00FFFh	
				SA1	0000001	8/4	002000h-003FFFh	01000h-01FFFh	
			_	SA2	0000010	8/4	004000h-005FFFh	02000h-02FFFh	
			Bank 1	SA3	00000011	8/4	006000h-007FFFh	03000h-03FFFh	
		Ð	Baı	SA4	00000100	8/4	008000h-009FFFh	04000h-04FFFh	
		Bank 1		SA5	00000101	8/4	00A000h-00BFFFh	05000h-05FFFh	
	5	В		SA6	00000110	8/4	00C000h-00DFFFh	06000h-06FFFh	
	Bank 1			SA7	00000111	8/4	00E000h-00FFFFh	07000h-07FFFh	
	•			SA8	00001XXX	64/32	010000h-01FFFFh	08000h-0FFFh	
				SA9	00010XXX	64/32	020000h-02FFFFh	10000h-17FFFh	
£				SA10	00011XXX	64/32	030000h-03FFFFh	18000h-1FFFFh	
Bank 1				SA11	00100XXX	64/32	040000h-04FFFFh	20000h-27FFFh	
ш				SA12	00101XXX	64/32	050000h-05FFFFh	28000h-2FFFFh	
					SA13	00110XXX	64/32	060000h-06FFFFh	30000h-37FFFh
				SA14	00111XXX	64/32	070000h-07FFFFh	38000h-3FFFFh	
				SA15	01000XXX	64/32	080000h-08FFFFh	40000h-47FFh	
				SA16	01001XXX	64/32	090000h-09FFFFh	48000h-4FFFFh	
				SA17	01010XXX	64/32	0A0000h-0AFFFFh	50000h-57FFFh	
				SA18	01011XXX	64/32	0B0000h-0BFFFFh	58000h-5FFFh	
				SA19	01100XXX	64/32	0C0000h-0CFFFFh	60000h-67FFFh	
				SA20	01101XXX	64/32	0D0000h-0DFFFFh	68000h-6FFFh	
				SA21	01110XXX	64/32	0E0000h-0EFFFh	70000h-77FFFh	
	-		K 2	SA22	01111XXX	64/32	0F0000h-0FFFFh	78000h-7FFFFh	
		2	Bank 2	SA23	10000XXX	64/32	100000h-10FFFFh	80000h-87FFFh	
		Bank	B	SA24	10001XXX	64/32	110000h-11FFFFh	88000h-8FFFFh	
	8	Ва		SA25	10010XXX	64/32	120000h-12FFFFh	90000h-97FFFh	
	Bank 2			SA26	10011XXX	64/32	130000h-13FFFFh	98000h-9FFFh	
	Ba			SA27	10100XXX	64/32	140000h-14FFFFh	A0000h-A7FFFh	
				SA28	10101XXX	64/32	150000h-15FFFFh	A8000h-AFFFh	
N				SA29	10110XXX	64/32	160000h-16FFFFh	B0000h-B7FFFh	
Bank				SA30	10111XXX	64/32	170000h-17FFFFh	B8000h-BFFFFh	
Ba				SA31	11000XXX	64/32	180000h-18FFFFh	C0000h-C7FFFh	
				SA32	11001XXX	64/32	190000h-19FFFFh	C8000h-CFFFFh	
				SA33	11010XXX	64/32	1A0000h-1AFFFh	D0000h-D7FFFh	
				SA34	11011XXX	64/32	1B0000h-1BFFFFh	D8000h-DFFFFh	
				SA35	11100XXX	64/32	1C0000h-1CFFFFh	E0000h-E7FFFh	
				SA36	11101XXX	64/32	1D0000h-1DFFFFh	E8000h-EFFFh	
				SA37	11110XXX	64/32	1E0000h-1EFFFh	F0000h-F7FFFh	
				SA38	11111XXX	64/32	1F0000h-1FFFFFh	F8000h-FFFFFh	

Table 6. Sector Addresses for Bottom Boot Sector Devices

Note: The address range is A19:A-1 in byte mode (BYTE#= V_{IL}) or A19:A0 in word mode (BYTE#= V_{IH}). The bank address bits are A19–A15 for Am29DL161DB, A19–A17 for Am29DL162DB, A19 and A18 for Am29DL163DB, and A19 for Am29DL164DB.

Table 7.	SecSi™	Addresses f	or Bottom	Boot Devices
----------	--------	-------------	-----------	---------------------

Device	Sector Address	Sector	(x8)	(x16)
	A19–A12	Size	Address Range	Address Range
Am29DL16xDB	00000XXX	64/32	000000h-00FFFFh	00000h-07FFFh

Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 14. This method does not require V_{ID} . Refer to the Autoselect Command Sequence section for more information.

Sector/Sector Block Protection and Unprotection

(Note: For the following discussion, the term "sector" applies to both sectors and sector blocks. A sector block consists of two or more adjacent sectors that are protected or unprotected at the same time (see Tables 8 and 9).

for Protection/Unprotection							
A19-A12	Sector / Sector Block Size						
00000XXX	64 Kbytes						
00001XXX, 00010XXX, 00011XXX	192 (3x64) Kbytes						
001XXXXX	256 (4x64) Kbytes						
010XXXXX	256 (4x64) Kbytes						
011XXXXX	256 (4x64) Kbytes						
100XXXXX	256 (4x64) Kbytes						
101XXXXX	256 (4x64) Kbytes						
110XXXXX	256 (4x64) Kbytes						
11100XXX, 11101XXX, 11110XXX	192 (3x64) Kbytes						
11111000	8 Kbytes						
11111001	8 Kbytes						
11111010	8 Kbytes						
11111011	8 Kbytes						
11111100	8 Kbytes						
11111101	8 Kbytes						
	A19-A12 00000XXX 0001XXX, 0001XXX, 0011XXX 001XXXX 011XXXX 011XXXXX 100XXXXX 101XXXXX 100XXXXX 110XXXXX 1110XXXX 1110XXX, 11110XX, 111100 1111100 1111101 11111100						

Table 8. Top Boot Sector/Sector Block Addresses for Protection/Unprotection

Sector / Sector Block	A19-A12	Sector / Sector Block Size
SA37	11111110	8 Kbytes
SA38	11111111	8 Kbytes

Table 9. Bottom Boot Sector/Sector Block Addresses for Protection/Unprotection

Sector / Sector Block	A19–A12	Sector / Sector Block Size
SA38	11111XXX	64 Kbytes
SA37-SA35	11110XXX, 11101XXX, 11100XXX	192 (3x64) Kbytes
SA34-SA31	110XXXXX	256 (4x64) Kbytes
SA30-SA27	101XXXXX	256 (4x64) Kbytes
SA26-SA23	100XXXXX	256 (4x64) Kbytes
SA22-SA19	011XXXXX	256 (4x64) Kbytes
SA18-SA15	010XXXXX	256 (4x64) Kbytes
SA14-SA11	001XXXXX	256 (4x64) Kbytes
SA10-SA8	00001XXX, 00010XXX, 00011XXX	192 (3x64) Kbytes
SA7	00000111	8 Kbytes
SA6	00000110	8 Kbytes
SA5	00000101	8 Kbytes
SA4	00000100	8 Kbytes
SA3	00000011	8 Kbytes
SA2	00000010	8 Kbytes
SA1	0000001	8 Kbytes
SA0	0000000	8 Kbytes

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors. Sector protection and unprotection can be implemented as follows.

Sector protection/unprotection requires V_{ID} on the RE-SET# pin only, and can be implemented either in-system or via programming equipment. Figure 2 shows the algorithms and Figure 26 shows the timing diagram. This method uses standard microprocessor bus cycle timing. For sector unprotect, all unprotected sectors must first be protected prior to the first sector unprotect write cycle. Note that the sector unprotect algorithm unprotects all sectors in parallel. All previously protected sectors must be individually re-protected. To change data in protected sectors effi-

The device is shipped with all sectors unprotected.

It is possible to determine whether a sector is protected or unprotected. See the Autoselect Mode section for details.

Write Protect (WP#)

The Write Protect function provides a hardware method of protecting certain boot sectors without using V_{ID} . This function is one of two provided by the WP#/ACC pin.

If the system asserts V_{IL} on the WP#/ACC pin, the device disables program and erase functions in the two "outermost" 8 Kbyte boot sectors independently of whether those sectors were protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection". The two outermost 8 Kbyte boot sectors are the two sectors containing the lowest addresses in a top-boot-configured device, or the two sectors containing the highest addresses in a top-boot-configured device.


If the system asserts V_{IH} on the WP#/ACC pin, the device reverts to whether the two outermost 8 Kbyte boot sectors were last set to be protected or unprotected. That is, sector protection or unprotection for these two sectors depends on whether they were last protected or unprotected using the method described in "Sector/Sector Block Protection and Unprotection".

Note that the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

Temporary Sector/Sector Block Unprotect

(Note: For the following discussion, the term "sector" applies to both sectors and sector blocks. A sector block consists of two or more adjacent sectors that are protected or unprotected at the same time (see Tables 8 and 9).


This feature allows temporary unprotection of previously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RE-SET# pin to V_{ID} (8.5 V – 12.5 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once V_{ID} is removed from the RESET# pin, all the previously protected sectors are protected again. Figure 1 shows the algorithm, and Figure 25 shows the timing diagrams, for this feature.



Notes:

- All protected sectors unprotected (If WP#/ACC = V_{IL}, outermost boot sectors will remain protected).
- 2. All previously protected sectors are protected once again.

Figure 1. Temporary Sector Unprotect Operation



Note: The term "sector" in the figure applies to both sectors and sector blocks.

Figure 2. In-System Sector/Sector Block Protect and Unprotect Algorithms

SecSi (Secured Silicon) Sector Flash Memory Region

The SecSi (Secured Silicon) Sector feature provides a Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The SecSi Sector is 64 Kbytes in length, and uses a SecSi Sector Indicator Bit to indicate whether or not the SecSi Sector is locked when shipped from the factory. This bit is permanently set at the factory and cannot be changed, which prevents cloning of a factory locked part. This ensures the security of the ESN once the product is shipped to the field. **Current version of this device has 64 Kbytes; future versions will have only 256 bytes. This should be considered during system design.**

AMD offers the device with the SecSi Sector either factory locked or customer lockable. The factory-locked version is always protected when shipped from the factory, and has the SecSi Sector Indicator Bit permanently set to a "1." The customer-lockable version is shipped with the unprotected, allowing customers to utilize the that sector in any manner they choose. The customer-lockable version has the SecSi Sector Indicator Bit permanently set to a "0." Thus, the SecSi Sector Indicator Bit prevents customer-lockable devices from being used to replace devices that are factory locked.

The system accesses the SecSi Sector through a command sequence (see "Enter SecSi Sector/Exit SecSi Sector Command Sequence"). After the system has written the Enter SecSi Sector command sequence, it may read the SecSi Sector by using the addresses normally occupied by the boot sectors. This mode of operation continues until the system issues the Exit SecSi Sector command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the boot sectors.

Factory Locked: SecSi Sector Programmed and Protected At the Factory

In a factory locked device, the SecSi Sector is protected when the device is shipped from the factory. The SecSi Sector cannot be modified in any way. The device is available preprogrammed with a random, secure ESN only

In devices that have an ESN, the Top Boot device will have the 16-byte ESN, with the starting address of the ESN will be at the bottom of the lowest 8 Kbyte boot sector at addresses F8000h–F8007h in word mode (or 1F0000h–1F000Fh in byte mode).

Customer Lockable: SecSi Sector NOT Programmed or Protected At the Factory

If the security feature is not required, the SecSi Sector can be treated as an additional Flash memory space, expanding the size of the available Flash array by 64 Kbytes. **Current version of this device has 64 Kbytes; future versions will have only 256 bytes. This should be considered during system design.** The SecSi Sector can be read, programmed, and erased as often as required. Note that the accelerated programming (ACC) and unlock bypass functions are not available when programming the SecSi Sector.

The SecSi Sector area can be protected using one of the following procedures:

- Write the three-cycle Enter SecSi Sector Region command sequence, and then follow the in-system sector protect algorithm as shown in Figure 2, except that *RESET# may be at either V_{IH} or V_{ID}*. This allows in-system protection of the without raising any device pin to a high voltage. Note that this method is only applicable to the SecSi Sector.
- Write the three-cycle Enter SecSi Sector Region command sequence, and then use the alternate method of sector protection described in the "Sector/Sector Block Protection and Unprotection".

Once the SecSi Sector is locked and verified, the system must write the Exit SecSi Sector Region command sequence to return to reading and writing the remainder of the array.

The SecSi Sector protection must be used with caution since, once protected, there is no procedure available for unprotecting the SecSi Sector area and none of the bits in the SecSi Sector memory space can be modified in any way.

Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Table 14 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V_{CC} power-up and power-down transitions, or from system noise.

Low V_{CC} Write Inhibit

When V_{CC} is less than V_{LKO} , the device does not accept any write cycles. This protects data during V_{CC} power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets to reading array data. Subsequent writes are ignored until V_{CC} is greater than V_{LKO} . The system must provide the proper signals to the control pins to prevent unintentional writes when V_{CC} is greater than V_{LKO} .

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE#, CE#f or WE# do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of $OE# = V_{IL}$, $CE#f = V_{IH}$ or $WE# = V_{IH}$. To initiate a write cycle, CE#f and WE# must be a logical zero while OE# is a logical one.

Power-Up Write Inhibit

If WE# = CE#f = V_{IL} and OE# = V_{IH} during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to reading array data on power-up.

COMMON FLASH MEMORY INTERFACE (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h in word mode (or address AAh in byte mode), any time the device is ready to read array data. The system can read CFI information at the addresses given in Tables 10–13. To terminate reading CFI data, the system must write the reset command. The CFI Query mode is not accessible when the device is executing an Embedded Program or embedded erase algorithm.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode, and the system can read CFI data at the addresses given in Tables 10–13. The system must write the reset command to return the device to the autoselect mode.

For further information, please refer to the CFI Specification and CFI Publication 100, available via the World Wide Web at http://www.amd.com/products/nvd/overview/cfi.html. Alternatively, contact an AMD representative for copies of these documents.

Addresses (Word Mode)	Data	Description
10h 11h 12h	0051h 0052h 0059h	Query Unique ASCII string "QRY"
13h 14h	0002h 0000h	Primary OEM Command Set
15h 16h	0040h 0000h	Address for Primary Extended Table
17h 18h	0000h 0000h	Alternate OEM Command Set (00h = none exists)
19h 1Ah	0000h 0000h	Address for Alternate OEM Extended Table (00h = none exists)

Table 10. CFI Query Identification String

Addresses (Word Mode)	Data	Description
1Bh	0027h	V _{CC} Min. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Ch	0036h	V _{CC} Max. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Dh	0000h	V _{PP} Min. voltage (00h = no V _{PP} pin present)
1Eh	0000h	V _{PP} Max. voltage (00h = no V _{PP} pin present)
1Fh	0004h	Typical timeout per single byte/word write 2 ^N μs
20h	0000h	Typical timeout for Min. size buffer write $2^{N} \mu s$ (00h = not supported)
21h	000Ah	Typical timeout per individual block erase 2 ^N ms
22h	0000h	Typical timeout for full chip erase 2 ^N ms (00h = not supported)
23h	0005h	Max. timeout for byte/word write 2 ^N times typical
24h	0000h	Max. timeout for buffer write 2 ^N times typical
25h	0004h	Max. timeout per individual block erase 2 ^N times typical
26h	0000h	Max. timeout for full chip erase 2 ^N times typical (00h = not supported)

Table 11. System Interface String

Table 12. Device Geometry Definition

Addresses (Word Mode)	Data	Description
27h	0016h	Device Size = 2^{N} byte
28h 29h	0002h 0000h	Flash Device Interface description (refer to CFI publication 100)
2Ah 2Bh	0000h 0000h	Max. number of byte in multi-byte write = 2 ^N (00h = not supported)
2Ch	0002h	Number of Erase Block Regions within device
2Dh 2Eh 2Fh 30h	0007h 0000h 0020h 0000h	Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100)
31h 32h 33h 34h	003Eh 0000h 0000h 0001h	Erase Block Region 2 Information
35h 36h 37h 38h	0000h 0000h 0000h 0000h	Erase Block Region 3 Information
39h 3Ah 3Bh 3Ch	0000h 0000h 0000h 0000h 0000h	Erase Block Region 4 Information

Table 13.	Primary Vendor-Specific Extended Query
Table 15.	Primary venuor-specific Extended Query

Addresses (Word Mode)	Data	Description
40h 41h 42h	0050h 0052h 0049h	Query-unique ASCII string "PRI"
43h	0031h	Major version number, ASCII
44h	0033h	Minor version number, ASCII
45h	0001h	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Silicon Revision Number (Bits 7-2)
46h	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
47h	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in per group
48h	0001h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported
49h	0004h	Sector Protect/Unprotect scheme 04 = 29LV800 mode
4Ah	00XXh (See Note)	Simultaneous Operation 00 = Not Supported, X= Number of Sectors in Bank 2 (Uniform Bank)
4Bh	0000h	Burst Mode Type 00 = Not Supported, 01 = Supported
4Ch	0000h	Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page
4Dh	0085h	ACC (Acceleration) Supply Minimum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Eh	0095h	ACC (Acceleration) Supply Maximum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Fh	000Xh	Top/Bottom Boot Sector Flag 02h = Bottom Boot Device, 03h = Top Boot Device

Note:

The number of sectors in Bank 2 is device dependent. Am29DL161 = 1Fh Am29DL162 = 1Ch Am29DL163 = 18hAm29DL164 = 10h

COMMAND DEFINITIONS

Writing specific address and data commands or sequences into the command register initiates device operations. Table 14 defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** may place the device in an unknown state.

All addresses are latched on the falling edge of WE# or CE#f, whichever happens later. All data is latched on the rising edge of WE# or CE#f, whichever happens first. Refer to the AC Characteristics section for timing diagrams.

Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. Each bank is ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the corresponding bank enters the erase-suspend-read mode, after which the system can read data from any non-erase-suspended sector within the same bank. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See the Erase Suspend/Erase Resume Commands section for more information.

The system *must* issue the reset command to return a bank to the read (or erase-suspend-read) mode if DQ5 goes high during an active program or erase operation, or if the bank is in the autoselect mode. See the next section, Reset Command, for more information.

See also Requirements for Reading Array Data in the Device Bus Operations section for more information. The Flash Read-Only Operations table provides the read parameters, and Figure 14 shows the timing diagram.

Reset Command

Writing the reset command resets the banks to the read or erase-suspend-read mode. Address bits are don't cares for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the bank to which the system was writing to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the bank to

which the system was writing to reading array data. If the program command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode. Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to reading array data. If a bank entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.

If DQ5 goes high during a program or erase operation, writing the reset command returns the banks to reading array data (or erase-suspend-read mode if that bank was in Erase Suspend).

Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and device codes, and determine whether or not a sector is protected. Table 14 shows the address and data requirements. The autoselect command sequence may be written to an address within a bank that is either in the read or erase-suspend-read mode. The autoselect command may not be written while the device is actively programming or erasing in the other bank.

The autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the bank address and the autoselect command. The bank then enters the autoselect mode. The system may read at any address within the same bank any number of times without initiating another autoselect command sequence:

- A read cycle at address (BA)XX00h (where BA is the bank address) returns the manufacturer code.
- A read cycle at address (BA)XX01h in word mode (or (BA)XX02h in byte mode) returns the device code.
- A read cycle to an address containing a sector address (SA) within the same bank, and the address 02h on A7–A0 in word mode (or the address 04h on A6–A-1 in byte mode) returns 01h if the sector is protected, or 00h if it is unprotected. (Refer to Tables 4–5 for valid sector addresses).

The system must write the reset command to return to reading array data (or erase-suspend-read mode if the bank was previously in Erase Suspend).

Enter SecSi Sector/Exit SecSi Sector Command Sequence

The system can access the SecSi Sector region by issuing the three-cycle Enter SecSi Sector command sequence. The device continues to access the SecSi Sector region until the system issues the four-cycle Exit SecSi Sector command sequence. The Exit SecSi Sector command sequence returns the device to normal operation. The SecSi Sector is not accessible when the device is executing an Embedded Program or Embedded Erase algorithm. Table 14 shows the address and data requirements for both command sequences. See also "SecSi (Secured Silicon) Sector Flash Memory Region" for further information. Note that a hardware reset (RESET#= V_{IL}) will reset the device to reading array data.

Byte/Word Program Command Sequence

The system may program the device by word or byte, depending on the state of the CIOf pin. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. Table 14 shows the address and data requirements for the byteword program command sequence.

When the Embedded Program algorithm is complete, that bank then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. Refer to the Write Operation Status section for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a **hardware reset** immediately terminates the program operation. The program command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from "0" back to a "1." Attempting to do so may cause that bank to set DQ5 = 1, or cause the DQ7 and DQ6 status bits to indicate the operation was successful. However, a succeeding read will show that the data is still "0." Only erase operations can convert a "0" to a "1."


Unlock Bypass Command Sequence

The unlock bypass feature allows the system to program bytes or words to a bank faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. That bank then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 14 shows the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The bank then returns to the reading array data.

The device offers accelerated program operations through the WP#/ACC pin. When the system asserts V_{HH} on the WP#/ACC pin, the device automatically enters the Unlock Bypass mode. The system may then write the two-cycle Unlock Bypass program command sequence. The device uses the higher voltage on the WP#/ACC pin to accelerate the operation. Note that the WP#/ACC pin must not be at V_{HH} any operation other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

Figure 3 illustrates the algorithm for the program operation. Refer to the Flash Erase and Program Operations table in the AC Characteristics section for parameters, and Figure 18 for timing diagrams.



Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 14 shows the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, that bank returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. Refer to the Write Operation Status section for information on these status bits.

Any commands written during the chip erase operation are ignored. However, note that a **hardware reset** im-

mediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Figure 4 illustrates the algorithm for the erase operation. Refer to the Flash Erase and Program Operations tables in the AC Characteristics section for parameters, and Figure 20 section for timing diagrams.

Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and the sector erase command. Table 14 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 µs occurs. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 µs, otherwise erasure may begin. Any sector erase address and command following the exceeded time-out may or may not be accepted. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. Any command other than Sector Erase or Erase Suspend during the time-out period resets that bank to reading array data. The system must rewrite the command seguence and any additional addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out (See the section on DQ3: Sector Erase Timer.). The time-out begins from the rising edge of the final WE# pulse in the command sequence.

When the Embedded Erase algorithm is complete, the bank returns to reading array data and addresses are no longer latched. Note that while the Embedded Erase operation is in progress, the system can read data from the non-erasing bank. The system can determine the status of the erase operation by reading DQ7, DQ6, DQ2, or RY/BY# in the erasing bank. Refer

AMD 🗖

to the Write Operation Status section for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Figure 4 illustrates the algorithm for the erase operation. Refer to the Flash Erase and Program Operations tables in the AC Characteristics section for parameters, and Figure 20 section for timing diagrams.

Erase Suspend/Erase Resume Commands

The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. The bank address is required when writing this command. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm.


When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of 20 μ s to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the bank enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Reading at any address within erase-suspended sectors produces status information on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to the Write Operation Status section for information on these status bits.

After an erase-suspended program operation is complete, the bank returns to the erase-suspend-read mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard Byte Program operation. Refer to the Write Operation Status section for more information.

In the erase-suspend-read mode, the system can also issue the autoselect command sequence. Refer to the Autoselect Mode and Autoselect Command Sequence sections for details.

To resume the sector erase operation, the system must write the Erase Resume command. The bank address of the erase-suspended bank is required when writing this command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.



Notes:

- 1. See Table 14 for erase command sequence.
- 2. See the section on DQ3 for information on the sector erase timer.

Figure 4. Erase Operation

	Command		s					Bus	Cycles	(Notes 2-	-5)				
Sequence		Cycles	First Second		Third Fourth			Fifth		Sixth					
	(Note 1)		ΰ	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Rea	d (Note 6)		1	RA	RD										
Res	et (Note 7)		1	XXX	F0										
8)	Manufacturer ID	Word	4	555	AA	2AA	55	(BA)555	90	(BA)X00	01				
	Device ID	Word	4	555	AA	2AA	55	(BA)555	90	(BA)X01	see Table 15				
Autoselect (Note	SecSi Sector Factory Protect (Note 9)	Word	4	555	AA	2AA	55	(BA)555	90	(BA)X03	81/01				
Autos	Sector Protect Verify (Note 10)	Word	4	555	AA	2AA	55	(BA)555	90	(SA)X02	00/01				
Enter SecSi Sector Region Word		Word	3	555	AA	2AA	55	555	88						
Exit	SecSi Sector Region	Word	4	555	AA	2AA	55	555	90	XXX	00				
Pro	gram	Word	4	555	AA	2AA	55	555	A0	PA	PD				
Unlo	ock Bypass	Word	3	555	AA	2AA	55	555	20						
Unlo	ock Bypass Program (No	te 11)	2	XXX	A0	PA	PD								
Unlock Bypass Reset (Note 12)		12)	2	XXX	90	XXX	00								
Chip Erase Word		6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10	
Sector Erase Word		6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30	
Erase Suspend (Note 13)		1	BA	B0											
Eras	se Resume (Note 14)		1	BA	30				4.	18. 11	-				
CFI	Query (Note 15)	Word	1	55	98				6 5						1

Table 14. Command Definitions

Legend:

X = Don't care

- RA = Address of the memory location to be read.
- RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE#f pulse, whichever happens later.

Notes:

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Except for the read cycle and the fourth cycle of the autoselect command sequence, all bus cycles are write cycles.
- 4. Data bits DQ15–DQ8 are don't care in command sequences, except for RD and PD.
- 5. Unless otherwise noted, address bits A19–A11 are don't cares.
- 6. No unlock or command cycles required when bank is in read mode.
- 7. The Reset command is required to return to reading array data (or to the erase-suspend-read mode if previously in Erase Suspend) when a bank is in the autoselect mode, or if DQ5 goes high (while the bank is providing status information).
- 8. The fourth cycle of the autoselect command sequence is a read cycle. The system must provide the bank address to obtain the manufacturer ID, device ID, or SecSi Sector factory protect information. Data bits DQ15–DQ8 are don't care. See the Autoselect Command Sequence section for more information.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE#f pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A19–A12 uniquely select any sector.
 BA = Address of the bank that is being switched to autoselect mode, is in bypass mode, or is being erased.

- 9. The data is 80h for factory locked and 00h for not factory locked.
- 10. The data is 00h for an unprotected sector/sector block and 01h for a protected sector/sector block.
- 11. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
- 12. The Unlock Bypass Reset command is required to return to reading array data when the bank is in the unlock bypass mode.
- 13. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation, and requires the bank address.
- 14. The Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.
- 15. Command is valid when device is ready to read array data or when device is in autoselect mode.

Device	Autoselect Device ID
Am29DL161D	36h (T), 39h (B)
Am29DL162D	2Dh (T), 2Eh (B)
Am29DL163D	28h (T), 2Bh (B)
Am29DL164D	33h (T), 35h (B)

T = Top Boot Sector, B = Bottom Boot Sector

WRITE OPERATION STATUS

The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 16 and the following subsections describe the function of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to determine whether an Embedded Program or Erase operation is in progress or has been completed.

DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether a bank is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence.


During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 µs, then that bank returns to reading array data.

During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the bank enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100 μ s, then the bank returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ0–DQ6 may be still invalid. Valid data on DQ0–DQ7 will appear on successive read cycles.

Table 16 shows the outputs for Data# Polling on DQ7. Figure 5 shows the Data# Polling algorithm. Figure 22 in the AC Characteristics section shows the Data# Polling timing diagram.



Notes:

- 1. VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.
- 2. DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 5. Data# Polling Algorithm

RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to $V_{\rm CC}$.

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is reading array data, the standby mode, or one of the banks is in the erase-suspend-read mode.

Table 16 shows the outputs for RY/BY#.

DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either OE# or CE#f to control the read cycles. When the operation is complete, DQ6 stops toggling.


After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100 μ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately 1 μ s after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 16 shows the outputs for Toggle Bit I on DQ6. Figure 6 shows the toggle bit algorithm. Figure 23 in the "AC Characteristics" section shows the toggle bit timing diagrams. Figure 24 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on DQ2: Toggle Bit II.






Figure 6. Toggle Bit Algorithm

DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE#f to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 16 to compare outputs for DQ2 and DQ6.

Figure 6 shows the toggle bit algorithm in flowchart form, and the section "DQ2: Toggle Bit II" explains the algorithm. See also the DQ6: Toggle Bit I subsection. Figure 23 shows the toggle bit timing diagram. Figure 24 shows the differences between DQ2 and DQ6 in graphical form.

Reading Toggle Bits DQ6/DQ2

Refer to Figure 6 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 6).

DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed.

The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the timing limit has been exceeded, DQ5 produces a "1."

Under both these conditions, the system must write the reset command to return to reading array data (or to the erase-suspend-read mode if a bank was previously in the erase-suspend-program mode).

DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a "0" to a "1." If the time between additional sector erase commands from the system can be assumed to be less than 50 µs, the system need not monitor DQ3. See also the Sector Erase Command Sequence section.

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted.

Table 16 shows the status of DQ3 relative to the other status bits.

	Status		DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	RY/BY#
Standard	Embedded Progra	am Algorithm	DQ7#	Toggle	0	N/A	No toggle	0
Mode	Embedded Erase	0	Toggle	0	1	Toggle	0	
Erase	Erase-Suspend-	Erase Suspended Sector	1	No toggle	0	N/A	Toggle	1
Suspend Mode	Read	Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend-Program		DQ7#	Toggle	0	N/A	N/A	0

Table 16. Write Operation Status

Notes:

1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.

- 2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
- 3. When reading write operation status bits, the system must always provide the bank address where the Embedded Algorithm is in progress. The device outputs array data if the system addresses a non-busy bank.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature

Plastic Packages--55°C to +125°C

Ambient Temperature with Power Applied.....--40°C to +85°C

Voltage with Respect to Ground

Output Short Circuit Current (Note 3) 200 mA

Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is V_{CC} +0.5 V. See Figure 7. During voltage transitions, input or I/O pins may overshoot to V_{CC} +2.0 V for periods up to 20 ns. See Figure 8.
- Minimum DC input voltage on pins OE#, RESET#, and WP#/ACC is -0.5 V. During voltage transitions, OE#, WP#/ACC, and RESET# may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 7. Maximum DC input voltage on pin RESET# is +12.5 V which may overshoot to +14.0 V for periods up to 20 ns. Maximum DC input voltage on WP#/ACC is +9.5 V which may overshoot to +12.0 V for periods up to 20 ns.
- 3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 7. Maximum Negative

Overshoot Waveform

OPERATING RANGES

Industrial (I) Devices


Ambient Temperature (T_A)-40°C to +85°C


V_{CC}f/V_{CC}s Supply Voltage

 $V_{CC}\text{f}/V_{CC}\text{s}$ for standard voltage range . . 2.7 V to 3.3 V

Operating ranges define those limits between which the functionality of the device is guaranteed.







DC CHARACTERISTICS

CMOS Compatible

Parameter Symbol	Parameter Description	Test Condition	ns	Min	Тур	Мах	Unit
I _{LI}	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC max}$				±1.0	μA
I _{LIT}	RESET# Input Load Current	$V_{CC} = V_{CC max}$; RESET# = 12.5 V				35	μA
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC max}$				±1.0	μA
I _{LIA}	ACC Input Leakage Current	V _{CC} = V _{CC max} , WP#/ACC = V _{ACC max}				35	μA
I _{CC1} f	Flash V _{CC} Active Read Current (Notes 1, 2)	$CE#f = V_{IL}, OE# = V_{IH},$ Word Mode	5 MHz 1 MHz		10 2	16 4	mA
I _{CC2} f	Flash V _{CC} Active Write Current (Notes 2, 3)	$CE\#f=V_{IL},OE\#=V_{IH},$	WE# = V _{IL}		15	30	mA
I _{CC3} f	Flash V _{CC} Standby Current (Note 2)	$V_{CC}f = V_{CC max}$, CE#f, F WP#/ACC = $V_{CC}f \pm 0.3$		ß	0.2	5	μA
I _{CC4} f	Flash V _{CC} Reset Current (Note 2)	$V_{CC}f = V_{CC max}$, RESET 0.3 V, WP#/ACC = V_{CC}		70.	0.2	5	μA
I _{CC5} f	Flash V _{CC} Current Automatic Sleep Mode (Notes 2, 4)	$V_{CC}f = V_{CC max}, V_{IH} = V_{C}$ $V_{IL} = V_{SS} \pm 0.3 V$	_{CC} ±0.3 V;		0.2	5	μA
I _{CC6} f	Flash V _{CC} Active Read-While-Program Current (Notes 1, 2)	$CE#f = V_{IL}, OE# = V_{IH}$			21	45	mA
I _{CC7} f	Flash V _{CC} Active Read-While-Erase Current (Notes 1, 2)	CE#f = V _{IL} , OE# = V _{IH}			21	45	mA
I _{CC8} f	Flash V _{CC} Active Program-While-Erase-Suspended Current (Notes 2, 5)	$CE\#f = V_{IL}, OE\#f = V_{IH}$			17	35	mA
			ACC pin		5	10	mA
I _{ACC}	ACC Accelerated Program Current	$CE#f = V_{IL}, OE# = V_{IH}$	V _{CC} pin		15	30	mA
I _{CC4} s	SRAM V _{CC} Standby Current	$\begin{array}{l} CE1\#s \geq V_{CC}s - 0.2V, \\ V_{CC}s - 0.2V \end{array}$	CE2s ≥			10	μA
l _{CC5} s	SRAM V _{CC} Standby Current	$CE2s \leq 0.2V$				10	μA
V _{IL}	Input Low Voltage			-0.2		0.8	V
V _{IH}	Input High Voltage			2.4		V _{CC} + 0.2	V
V _{HH}	Voltage for WP#/ACC Program Acceleration and Sector Protection/Unprotection			8.5		9.5	V
V _{ID}	Voltage for Sector Protection, Autoselect and Temporary Sector Unprotect			8.5		12.5	V
V _{OL}	Output Low Voltage	I_{OL} = 4.0 mA, $V_{CC}f$ = $V_{CC}s$ = $V_{CC min}$				0.45	V
V _{OH1}	Output High Voltage	$I_{OH} = -2.0 \text{ mA}, V_{CC}f = V_{V_{CC min}}$	∕ _{CC} s =	0.85 x V _{CC}			V
V _{OH2}		I _{OH} = −100 μA, V _{CC} = V	CC min	V _{CC} -0.4			

DC CHARACTERISTICS (Continued) CMOS Compatible

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
V _{LKO}	Flash Low V _{CC} Lock-Out Voltage (Note 5)		2.3		2.5	V

Notes:

1. The I_{CC} current listed is typically less than 2 mA/MHz, with OE# at V_{IH} .

2. Maximum I_{CC} specifications are tested with $V_{CC} = V_{CC}max$.

- 3. I_{CC} active while Embedded Erase or Embedded Program is in progress.
- Automatic sleep mode enables the low power mode when addresses remain stable for t_{ACC} + 30 ns. Typical sleep mode current is 200 nA.

5. Not 100% tested.

SRAM DC AND OPERATING CHARACTERISTICS

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
I _{LI}	Input Leakage Current	$V_{IN} = V_{SS}$ to V_{CC}	-1.0		1.0	μA
I _{LO}	Output Leakage Current	$\begin{array}{l} \textbf{CE1#s = V_{IH}, CE2s = V_{IL} \text{ or } OE\# = \\ \textbf{V}_{IH} \text{ or } WE\# = \textbf{V}_{IL}, \textbf{V}_{IO} = \textbf{V}_{SS} \text{ to } \textbf{V}_{CC} \end{array}$	-1.0		1.0	μA
l _{CC1} s	Average Operating Current	$\begin{array}{l} \mbox{Cycle time = 1 } \mu s, \ 100\% \ duty, \\ \mbox{I}_{IO} = 0 \ mA, \ CE1\#s \leq 0.2 \ V, \\ \ CE2 \geq V_{CC} - 0.2 \ V, \ V_{IN} \leq 0.2 \ V \ or \\ \ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$			2	mA
I _{CC2} s	Average Operating Current	$ Cycle time = Min., I_{IO} = 0 mA, \\ 100\% duty, CE1#s = V_{IL}, CE2s = \\ V_{IH}, V_{IN} = V_{IL} = or V_{IH} $			20	mA
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA			0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1.0 mA	2.4			V
I _{SB1}	Standby Current (CMOS)	$ \begin{array}{l} \mbox{CE1\#s} \geq \mbox{V}_{CC} - 0.2 \ \mbox{V}, \mbox{CE2} \geq \mbox{V}_{CC} - \\ 0.2 \ \mbox{V} \ (\mbox{CE1\#s} \ \mbox{controlled}) \ \mbox{or} \ \ 0 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $			10	μΑ

DC CHARACTERISTICS

Zero-Power Flash






Figure 10. Typical I_{CC1} vs. Frequency

TEST CONDITIONS




Table 17. Test Specifications

Test Condition	70, 85 ns	Unit	
Output Load	1 TTL gate		
Output Load Capacitance, C _L (including jig capacitance)	30	pF	
Input Rise and Fall Times	5	ns	
Input Pulse Levels	0.0–3.0	V	
Input timing measurement reference levels	1.5	V	
Output timing measurement reference levels	1.5	V	

KEY TO SWITCHIN	G WAVEFORMS	a to the
WAVEFORM	INPUTS	OUTPUTS
	(3).	Steady
	Chi	anging from H to L
	Cha	anging from L to H
XXXXXX	Don't Care, Any Change Permitted	Changing, State Unknown
$\sum H$	Does Not Apply	Center Line is High Impedance State (High Z)

KS000010-PAL




Figure 12. Input Waveforms and Measurement Levels

AC CHARACTERISTICS

SRAM CE#s Timing

Paran	neter		Test Setup		All Speed Options	Unit
JEDEC	Std	Description	Test Setup		All Speed Options	Onit
_	t _{CCR}	CE#s Recover Time	—	Min	0	ns




AC CHARACTERISTICS Flash Read-Only Operations


Param	neter			Toot Coture		Speed (Options	Unit
JEDEC	Std	Description		Test Setup		70	85	Unit
t _{AVAV}	t _{RC}	Read Cycle Time (Note	e 1)		Min	70	85	ns
t _{AVQV}	t _{ACC}	Address to Output Dela	dress to Output Delay		Max	70	85	ns
t _{ELQV}	t _{CE}	Chip Enable to Output	hip Enable to Output Delay		Max	70	85	ns
t _{GLQV}	t _{OE}	Output Enable to Outp	utput Enable to Output Delay		Max	30	35	ns
t _{EHQZ}	t _{DF}	Chip Enable to Output	High Z (Note 1)		Max	1	16	
t _{GHQZ}	t _{DF}	Output Enable to Outp	ut High Z (Note 1)		Max	1	6	ns
t _{AXQX}	t _{OH}	Output Hold Time From OE#, Whichever Occur	,		Min	0		ns
			Read		Min	()	ns
	t _{OEH}	Output Enable Hold Time (Note 1)	Toggle and Data# Polling		Min	1	0	ns

Notes:

1. Not 100% tested.

2. See Figure 11 and Table 17 for test specifications.





AC CHARACTERISTICS

Hardware Reset (RESET#)

Paran	neter	Description		All Speed Options	Unit
JEDEC	Std	Description		All Speed Options	Unit
	t _{Ready}	RESET# Pin Low (During Embedded Algorithms) to Read Mode (See Note)	Max	20	μs
	t _{Ready}	RESET# Pin Low (NOT During Embedded Algorithms) to Read Mode (See Note)	Max	500	ns
	t _{RP}	RESET# Pulse Width	Min	500	ns
	t _{RH}	Reset High Time Before Read (See Note)	Min	50	ns
	t _{RPD}	RESET# Low to Standby Mode	Min	20	μs
	t _{RB}	RY/BY# Recovery Time	Min	0	ns

Note: Not 100% tested.






Figure 15. Reset Timings

AC CHARACTERISTICS Flash Word/Byte Configuration (CIOf)

Para	ameter			Speed	Options	
JEDEC	Std	Description		70	85	Unit
	t_{ELFL}/t_{ELFH}	CE#f to CIOf Switching Low or High	Max	5		ns
	t _{FLQZ}	CIOf Switching Low to Output HIGH Z	Max	25	30	ns
	t _{FHQV}	CIOf Switching High to Output Active	Min	70	70 85	





Note: Refer to the Erase/Program Operations table for t_{AS} and t_{AH} specifications.

Figure 17. CIOf Timings for Write Operations

AC CHARACTERISTICS

Flash Erase and Program Operations


Parameter					Speed (Options	Unit
JEDEC	Std	Description	Description		70	85	Unit
t _{AVAV}	t _{wc}	Write Cycle Time (No	te 1)	Min	70	85	ns
t _{AVWL}	t _{AS}	Address Setup Time	(WE# to Address)	Min	()	ns
	t _{ASO}	Address Setup Time t polling	o OE# or CE#f low during toggle bit	Min	1	5	ns
t _{WLAX}	t _{AH}	Address Hold Time (W	VE# to Address)	Min	4	5	ns
	t _{AHT}	Address Hold Time Fi polling	rom CE#f or OE# high during toggle bit	Min	0)	ns
t _{DVWH}	t _{DS}	Data Setup Time		Min	3	5	ns
t _{WHDX}	t _{DH}	Data Hold Time		Min	()	ns
	+	OE# Hold Time	Read	Min	0)	ns
	t _{OEH}		Toggle and Data# Polling	Min	1	0	ns
	t _{OEPH}	Output Enable High d	uring toggle bit polling	Min	2	0	ns
t _{GHEL}	t _{GHEL}	Read Recovery Time	Before Write (OE# High to CE#f Low)	Min	0		ns
t _{GHWL}	t _{GHWL}	Read Recovery Time	Before Write (OE# High to WE# Low)	Min	0		ns
t _{WLEL}	t _{ws}	WE# Setup Time (CE	#f to WE#)	Min	0		ns
t _{ELWL}	t _{cs}	CE#f Setup Time (WE	E# to CE#f)	Min	0		ns
t _{EHWH}	t _{wH}	WE# Hold Time (CE#	f to WE#)	Min	()	ns
t _{WHEH}	t _{CH}	CE#f Hold Time (CE#	f to WE#)	Min	0)	ns
t _{wLWH}	t _{WP}	Write Pulse Width		Min	30	35	ns
t _{ELEH}	t _{CP}	CE#f Pulse Width		Min	30	35	ns
t _{WHDL}	t _{WPH}	Write Pulse Width Hig	Jh	Min	0)	ns
	t _{SR/W}	Latency Between Rea	ad and Write Operations	Min	()	ns
t _{WHWH1}	t _{WHWH1}	Programming Operati	on (Note 2)	Тур	7	7	μs
t _{WHWH1}	t _{WHWH1}	Accelerated Program	ming Operation (Note 2)	Тур	4	ļ	μs
t _{WHWH2}	t _{whwh2}	Sector Erase Operation	on (Note 2)	Тур	0.	.7	sec
	t _{VCS}	V _{CC} f Setup Time (Not	e 1)	Min	5	0	μs
	t _{RB}	Write Recovery Time	from RY/BY#	Min	()	ns
	t _{BUSY}	Program/Erase Valid	to RY/BY# Delay	Max	9	0	ns

Notes:

1. Not 100% tested.

2. See the "Flash Erase And Programming Performance" section for more information.

AC CHARACTERISTICS








Figure 19. Accelerated Program Timing Diagram



Notes:

- 1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status").
- 2. These waveforms are for the word mode.

Figure 20. Chip/Sector Erase Operation Timings



Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 22. Data# Polling Timings (During Embedded Algorithms)

AMD 🗖

AC CHARACTERISTICS





Figure 24. DQ2 vs. DQ6

Temporary Sector/Sector Block Unprotect


Parameter				All Speed Options	Unit
JEDEC	Std	Description		All Speed Options	Unit
	t _{VIDR}	V_{ID} Rise and Fall Time (See Note)	Min	500	ns
	t _{VHH}	$V_{\rm HH}$ Rise and Fall Time (See Note)	Min	250	ns
	t _{RSP}	RESET# Setup Time for Temporary Sector/Sector Block Unprotect	Min	4	μs
	t _{RRB}	RESET# Hold Time from RY/BY# High for Temporary Sector/Sector Block Unprotect	Min	4	μs

Note: Not 100% tested.



AMD 🗖

AC CHARACTERISTICS




Alternate CE#f Controlled Erase and Program Operations

Paran	neter			Speed (Options	
JEDEC	Std	Description		70	85	Unit
t _{AVAV}	t _{wc}	Write Cycle Time (Note 1)	Min	70	85	ns
t _{AVWL}	t _{AVWL} t _{AS} Address Setup Time (WE# to Address)		Min	()	ns
	t _{ASO}	Address Setup Time to CE#f Low During Toggle Bit Polling	Min	1	5	ns
t _{ELAX}	t _{AH}	t _{AH} Address Hold Time		4	5	ns
	t _{AHT}	Address Hold time from CE#f or OE# High During Toggle Bit Polling	Min	()	ns
t _{DVEH}	t _{DS}	Data Setup Time	Min	35		ns
t _{EHDX}	t _{DH}	Data Hold Time	Min	0		ns
t _{GHEL}	t _{GHEL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0		ns
t _{WLEL}	t _{ws}	WE# Setup Time	Min	0		ns
t _{EHWH}	t _{WH}	WE# Hold Time	Min	()	ns
t _{ELEH}	t _{CP}	CE#f Pulse Width	Min	30	35	ns
t _{EHEL}	t _{CPH}	CE#f Pulse Width High	Min	30	35	ns
t _{WHWH1}	t _{wHWH1}	Programming Operation (Note 2)	Тур	7		μs
t _{WHWH1}	t _{WHWH1}	Accelerated Programming Operation (Note 2)	Тур	4		μs
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Note 2)	Тур	0	7	sec

Notes:

1. Not 100% tested.

2. See the "Flash Erase And Programming Performance" section for more information.




Notes:

- 1. Figure indicates last two bus cycles of a program or erase operation.
- 2. PA = program address, SA = sector address, PD = program data.
- 3. DQ7# is the complement of the data written to the device. D_{OUT} is the data written to the device.
- 4. Waveforms are for the word mode.

Figure 27. Flash Alternate CE#f Controlled Write (Erase/Program) Operation Timings

SRAM Read Cycle

Parameter	Description	Speed	Unit		
Symbol	Description	70	85	Onit	
t _{RC}	Read Cycle Time	Min	70	85	ns
t _{AA}	Address Access Time	Max	70	85	ns
t_{CO1}, t_{CO2}	Chip Enable to Output	Max	70	85	ns
t _{OE}	Output Enable Access Time	Max	35	45	ns
t _{BA}	LB#s, UB#s to Valid Output	Max	70	85	ns
t_{LZ1}, t_{LZ2}	Chip Enable (CE1#s Low and CE2s High) to Low-Z Output	Min	10		ns
t _{BLZ}	UB#, LB# Enable to Low-Z Output	Min	1	0	ns
t _{oLZ}	Output Enable to Low-Z Output	Min	ļ	5	ns
	Okin dia shia ta Ulinh 7 Outrast	Min		0	
t _{HZ1} , t _{HZ2}	Chip disable to High-Z Output	Max	2	25	ns
	UD#a LD#a Disable to Link 7 Output	Min	2	0	
t _{BHZ}	UB#s, LB#s Disable to High-Z Output	Max	2	5	ns
	132	Min	0		
t _{OHZ}	Output Disable to High-Z Output	Max	2	25	ns
t _{OH}	Output Data Hold from Address Change	Min	10	15	ns



Note: $CE1#s = OE# = V_{lL}$, $CE2s = WE# = V_{lH}$, UB#s and/or LB#s = V_{lL}

Figure 28. SRAM Read Cycle—Address Controlled

AMD 🗖

AC CHARACTERISTICS





Figure 29. SRAM Read Cycle

Notes:

- 1. $WE\# = V_{IH}$, if CIOs is low, ignore UB#s/LB#s timing.
- 1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, t_{HZ} (Max.) is less than t_{LZ} (Min.) both for a given device and from device to device interconnection.

SRAM Write Cycle

Parameter	Description		Speed	d Options	Unit
Symbol	Description		70	85	
t _{WC}	Write Cycle Time	Min	70	85	ns
t _{Cw}	Chip Enable to End of Write	Min	60	70	ns
t _{AS}	Address Setup Time	Min	0		ns
t _{AW}	Address Valid to End of Write	Min	60	70	ns
t _{BW}	UB#s, LB#s to End of Write	Min	60	70	ns
t _{wP}	Write Pulse Time	Min	50	60	ns
t _{wR}	Write Recovery Time	Min		0	
	Write to Output High-Z	Min	0		20
t _{wHZ}		Max	20	25	– ns
t _{DW}	Data to Write Time Overlap	Min	30	35	ns
t _{DH}	Data Hold from Write Time	Min	705	0	ns
t _{ow}	End Write to Output Low-Z	Min	CIN .	5	ns



Notes:

- 1. WE# controlled, if CIOs is low, ignore UB#s and LB#s timing.
- 1. t_{CW} is measured from CE1#s going low to the end of write.
- 2. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as CE1#s or WE# going high.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. A write occurs during the overlap (t_{WP}) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A write ends at the earliest transition when CE1#s goes high and WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.

Figure 30. SRAM Write Cycle—WE# Control


AMD

AC CHARACTERISTICS

	Address	t _{AS} (See Note 2) t _{CW} (See Note 4)
	CE1#s	(See Note 3)
	CE2s	
	UB#s, LB#s	t _{BW}
	WE#	(See Note 5)
	Data In	t _{DW} →⊷t _{DH} → Data Valid
	Data Out	High-ZHigh-ZHigh-Z
No 1. 1. 2.	tes: CE1#s controlled, if t_{CW} is measured from t_{WR} is measured from	High-Z Hi
		n the address valid to the beginning of write. g the overlap (t _{wp}) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low w

4. A write occurs during the overlap (t_{WP}) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A write ends at the earliest transition when CE1#s goes high and WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.

Figure 31. SRAM Write Cycle—CE1#s Control



4. A write occurs during the overlap (t_{WP}) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A write ends at the earliest transition when CE1#s goes high and WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.

Figure 32. SRAM Write Cycle—UB#s and LB#s Control

FLASH ERASE AND PROGRAMMING PERFORMANCE

Parameter		Typ (Note 1)	Max (Note 2)	Unit	Comments
Sector Erase Time		0.7	15	sec	Excludes 00h programming
Chip Erase Time		27		sec	prior to erasure (Note 4)
Byte Program Time		5	150	μs	
Word Program Time		7	210	μs	
Accelerated Byte/Word Program Time		4	120	μs	
	Byte Mode	9	27		Excludes system level overhead (Note 5)
Chip Program Time (Note 3)	Word Mode	6	18	sec	

Notes:

1. Typical program and erase times assume the following conditions: 25°C, 3.0 V V_{CC}, 1,000,000 cycles. Additionally, programming typicals assume checkerboard pattern.

- 2. Under worst case conditions of $90^{\circ}C$, $V_{CC} = 2.7 V$, 1,000,000 cycles.
- 3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most byteswords program faster than the maximum program times listed.
- 4. In the pre-programming step of the Embedded Erase algorithm, all bytewords are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Table 14 for further information on command definitions.
- 6. The device has a minimum erase and program cycle endurance of 1,000,000 cycles.

FLASH LATCHUP CHARACTERISTICS

Description	Min	Мах
Input voltage with respect to V_{SS} on all pins except I/O pins (including OE# and RESET#)	–1.0 V	12.5 V
Input voltage with respect to V_{ss} on all I/O pins	–1.0 V	V _{CC} + 1.0 V
V _{CC} Current	–100 mA	+100 mA

Note: Includes all pins except V_{CC} . Test conditions: $V_{CC} = 3.0$ V, one pin at a time.

PACKAGE PIN CAPACITANCE

Parameter Symbol	Description	Test Setup	Тур	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0$	11	14	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	12	16	pF
C _{IN2}	Control Pin Capacitance	$V_{IN} = 0$	14	16	pF
C _{IN3}	WP#/ACC Pin Capacitance	V _{IN} = 0	17	20	pF

Note: 7.Test conditions $T_A = 25^{\circ}C$, f = 1.0 MHz.

FLASH DATA RETENTION

Parameter Description	Test Conditions	Min	Unit
Minimum Pottern Data Potentian Time	150°C	10	Years
Minimum Pattern Data Retention Time	125°C	20	Years

Symbol	Parameter Description	Test Setup	Min	Тур	Max	Unit
V _{DR}	V _{CC} for Data Retention	CS1#s \ge V _{CC} – 0.2 V (See Note)	1.5		3.3	V
I _{DH}	Data Retention Current	V_{CC} = 1.5 V, CE1#s \ge V_{CC} – 0.2 V (See Note)		0.5	2	μA
t _{SDR}	Data Retention Set-Up Time	See data ratantian wavafarma	0			ns
t _{RDR}	Recovery Time	See data retention waveforms	t _{RC}			ns





Figure 34. CE2s Controlled Data Retention Mode

PHYSICAL DIMENSIONS FLA069—69-Ball Fine-Pitch Grid Array 8 x 11 mm



REVISION SUMMARY

Revision A (October 24, 2001)

Initial release.

Revision A+1 (March 4, 2002)

Ordering Information

Changed package marking for Am42DL1642D (4 part numbers).

Figure 30, SRAM Write Cycle—WE# Control

In Data Out waveform, corrected t_{BW} to t_{WHZ}

Revision A+2 (February 6, 2004)

Command Definitions

The result of writing incorrect address and data values changed to reflect that doing so places the device in an unknown state.

Unlock Bypass Command Sequence

Deleted statements regarding what the first and second cycles must contain to exit the unlock bypass mode.

Table 14. Command Definitions

The first address designator in the Unlock Bypass Reset command sequence changed from BA to XXX. ·Com.cn

Trademarks

Copyright © 2002 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.

ExpressFlash is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.





Product Selector Guide	
MCP Block Diagram	5
Flash Memory Block Diagram	6
Connection Diagram	.7
Special Handling Instructions for FBGA Package	7
Pin Description	. 8
Logic Symbol	
Ordering Information	
Device Bus Operations	
Table 1. Device Bus Operations—Flash Word Mode (CIOf = V_{IH}),	
SRAM Word Mode (CIOs = V _{CC})	.11
Table 2. Device Bus Operations—Flash Byte Mode (CIOf = V _{SS}),	
SRAM Word Mode (CIOs = V _{CC})	
Word/Byte Configuration	
Requirements for Reading Array Data	
Writing Commands/Command Sequences	
Accelerated Program Operation	
Autoselect Functions	
Simultaneous Read/Write Operations with Zero Latency	
Standby Mode	
Automatic Sleep Mode	
RESET#: Hardware Reset Pin	
Output Disable Mode	
Table 3. Device Bank Division	
Table 4. Sector Addresses for Top Boot Sector Devices	15
Table 5. SecSi Sector Addresses for Top Boot Devices	
Table 6. Sector Addresses for Bottom Boot Sector Devices	
Autoselect Mode	
Sector/Sector Block Protection and Unprotection	
Table 8. Top Boot Sector/Sector Block Addresses for Protection/L	
protection	
Table 9. Bottom Boot Sector/Sector Block Addresses	
for Protection/Unprotection	.17
Write Protect (WP#)	18
Temporary Sector/Sector Block Unprotect	18
Figure 1. Temporary Sector Unprotect Operation	
Figure 2. In-System Sector/Sector Block Protect and Unprotect Al	go-
rithms	-
SecSi (Secured Silicon) Sector Flash Memory Region	
Factory Locked: SecSi Sector Programmed and Protected	
the Factory	
Customer Lockable: SecSi Sector NOT Programmed or Pro	
tected At the Factory	
Hardware Data Protection	
Low V _{CC} Write Inhibit	
Write Pulse "Glitch" Protection	
Logical Inhibit	
Power-Up Write Inhibit	
Common Flash Memory Interface (CFI)	
Table 10. CFI Query Identification String	
System Interface String	
Table 12. Device Geometry Definition Table 13. Primary Vendor-Specific Extended Query	
Command Definitions	
Reading Array Data	
v	
Reset Command Autoselect Command Sequence	
Enter SecSi Sector/Exit SecSi Sector Command Sequence	
	10

Byte/Word Program Command Sequence	25
Unlock Bypass Command Sequence	
Figure 3. Program Operation	
Chip Erase Command Sequence	
Sector Erase Command Sequence	
Erase Suspend/Erase Resume Commands	
Figure 4. Erase Operation	
Table 14. Command Definitions Table 15. Autoselect Device ID Codes	
Write Operation Status	
DQ7: Data# Polling	
Figure 5. Data# Polling Algorithm	
RY/BY#: Ready/Busy#	
DQ6: Toggle Bit I	
Figure 6. Toggle Bit Algorithm	
DQ2: Toggle Bit II	
Reading Toggle Bits DQ6/DQ2	31
DQ5: Exceeded Timing Limits	
DQ3: Sector Erase Timer	31
Table 16. Write Operation Status	
Absolute Maximum Ratings	
Operating Ranges	
Industrial (I) Devices	33
V _{CC} f/V _{CC} s Supply Voltage	33
DC Characteristics	
CMOS Compatible	
SRAM DC and Operating Characteristics Zero-Power Flash	
Figure 9. I _{cc1} Current vs. Time (Showing Active and Automatic S	
Currents)	
Figure 10. Typical I _{CC1} vs. Frequency	
Test Conditions	
Figure 11. Test Setup	
Table 17. Test Specifications	
Key To Switching Waveforms	
Figure 12. Input Waveforms and Measurement Levels	
AC Characteristics	
SRAM CE#s Timing	38
Figure 13. Timing Diagram for Alternating Between SRAM to Flash	20
Flash Read-Only Operations	
Figure 14. Read Operation Timings	
Hardware Reset (RESET#)	
Figure 15. Reset Timings	
Flash Word/Byte Configuration (CIOf)	41
Figure 16. CIOf Timings for Read Operations	
Figure 17. CIOf Timings for Write Operations	
Flash Erase and Program Operations	
Figure 18. Program Operation Timings	43
Figure 19. Accelerated Program Timing Diagram	
Figure 20 Chin/Sector Frase Operation Timings	43
Figure 20. Chip/Sector Erase Operation Timings Figure 21. Back-to-back Bead/Write Cycle Timings	43 44
Figure 21. Back-to-back Read/Write Cycle Timings	43 44 45
	43 44 45). 45
Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms) Figure 23. Toggle Bit Timings (During Embedded Algorithms) Figure 24. DQ2 vs. DQ6	43 44 45 45 46 46
Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms) Figure 23. Toggle Bit Timings (During Embedded Algorithms) Figure 24. DQ2 vs. DQ6 Temporary Sector/Sector Block Unprotect	43 44 45 45 46 46
Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms) Figure 23. Toggle Bit Timings (During Embedded Algorithms) Figure 24. DQ2 vs. DQ6 Temporary Sector/Sector Block Unprotect Figure 25. Temporary Sector/Sector Block Unprotect	43 44 45 45 46 46 47
Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms) Figure 23. Toggle Bit Timings (During Embedded Algorithms) Figure 24. DQ2 vs. DQ6 Temporary Sector/Sector Block Unprotect Figure 25. Temporary Sector/Sector Block Unprotect Timing Diagram	43 44 45 45 46 46 47
Figure 21. Back-to-back Read/Write Cycle Timings Figure 22. Data# Polling Timings (During Embedded Algorithms) Figure 23. Toggle Bit Timings (During Embedded Algorithms) Figure 24. DQ2 vs. DQ6 Temporary Sector/Sector Block Unprotect Figure 25. Temporary Sector/Sector Block Unprotect	43 44 45 45 46 46 47 47

Alternate CE#f Controlled Erase and Program Operations	s 49
Figure 27. Flash Alternate CE#f Controlled Write (Erase/Progr	am) Op-
eration Timings	50
SRAM Read Cycle	51
Figure 28. SRAM Read Cycle—Address Controlled	51
Figure 29. SRAM Read Cycle	52
SRAM Write Cycle	53
Figure 30. SRAM Write Cycle—WE# Control	53
Figure 31. SRAM Write Cycle—CE1#s Control	54
Figure 32. SRAM Write Cycle—UB#s and LB#s Control	55
Flash Erase And Programming Performance	56

Flash Latchup Characteristics	. 56
Package Pin Capacitance	. 56
FLASH Data Retention	. 56
SRAM Data Retention Characteristics	. 57
Figure 33. CE1#s Controlled Data Retention Mode	57
Figure 34. CE2s Controlled Data Retention Mode	57
Physical Dimensions	. 58
FLA069-69-Ball Fine-Pitch Grid Array 8 x 11 mm	58
Revision Summary	. 59
Revision A (October 24, 2001)	59

