

Data Sheet February 1999 File Number 2216.3

# -6.5A, -100V, 0.300 Ohm, P-Channel Power MOSFET

This P-Channel enhancement mode silicon gate power field effect transistor is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17511.

# **Ordering Information**


PART NUMBER	PACKAGE	BRAND
IRFF9130	TO-205AF	IRFF9130

NOTE: When ordering, include the entire part number.


#### **Features**

- -6.5A, -100V
- $r_{DS(ON)} = 0.300\Omega$
- Single Pulse Avalanche Energy Rated
- · SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- · High Input Impedance

# Symbol



# **Packaging**



## IRFF9130

# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	IRFF9130	UNITS
Drain to Source Voltage (Note 1)	-100	V
Drain to Gate Voltage ( $R_{GS} = 20M\Omega$ ) (Note 1)	-100	V
Continuous Drain Current	-6.5	Α
Pulsed Drain Current (Note 3)	-26	Α
Gate to Source VoltageV <sub>GS</sub>	±20	V
Maximum Power Dissipation (Figure 1)	25	W
Linear Derating Factor (Figure 1)	0.2	W/oC
Single Pulse Avalanche Energy Rating (Note 4)	500	mJ
Operating and Storage Temperature	-55 to 150	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT <sub>L</sub>	300	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $T_J = 25^{\circ}C$  to  $125^{\circ}C$ .

# **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		N TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	$V_{GS} = 0V$ , $I_D = -250\mu A$ , (Figure 10)	-10	0 -	-	V
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-2.	0 -	-4.0	V
Zero-Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS}$ = Rated BV <sub>DSS</sub> , $V_{GS}$ = 0V	-	-	-25	μА
		$V_{DS} = 0.8 \text{ x Rated BV}_{DSS}, V_{GS} = 0V, T_C = 1$	25°C -	-	-250	μА
On-State Drain Current (Note 2)	I <sub>D(ON)</sub>	$V_{DS} > I_{D(ON) \times r_{DS(ON)MAX}}, V_{GS} = -10V$	-6.	5 -	-	Α
Gate to Source Leakage	I <sub>GSS</sub>	$V_{GS} = \pm 20V$	-	-	±100	nA
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	$V_{GS} = -10V$ , $I_{D} = -3A$ , (Figures 8, 9)	-	0.25	0.300	Ω
Forward Transconductance (Note 2)	9fs	$V_{DS} \ge I_{D(ON)} \times r_{DS(ON)MAX}$ , $I_{D} = -3A$ , (Figure 12)	2.5	3.5	-	S
Turn-On Delay Time	t <sub>d</sub> (ON)	$V_{DD}$ = 0.5 x Rated BV <sub>DSS</sub> , I <sub>D</sub> ≈ -6.5A, R <sub>G</sub> = 9.1Ω, R <sub>L</sub> = 7.4Ω for BV <sub>DSS</sub> = -100V R <sub>L</sub> =5.8Ω for BV <sub>DSS</sub> = -80V (Figures 17, 18) MOSFET Switching Times are Essentially Independent of Operating Temperature		30	60	ns
Rise Time	tr			70	140	ns
Turn-Off Delay Time	t <sub>d</sub> (OFF)			70	140	ns
Fall Time	t <sub>f</sub>			70	140	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q <sub>g(TOT)</sub>	V <sub>GS</sub> = -10V, I <sub>D</sub> = -6.5A, V <sub>DS</sub> = 0.8 x Rated BV <sub>DSS</sub> , I <sub>G(REF)</sub> = -1.5mA, (Figures 14, 19, 20) Gate Charge is Essentially Independent of Operating Temperature		25	45	nC
Gate to Source Charge	Q <sub>gs</sub>			13	-	nC
Gate to Drain "Miller" Charge	Q <sub>gd</sub>			12	-	nC
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V, f = 1.0MHz, (Figure 11)		500	-	pF
Output Capacitance	C <sub>OSS</sub>			300	-	pF
Reverse-Transfer Capacitance	C <sub>RSS</sub>			100	-	pF
Internal Drain Inductance	L <sub>D</sub>	Measured From the Drain Lead, 5mm (0.2in) From Package to Center of Die  Modified MOSFET bol Showing the Ir Devices Inductances	- 1	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured From The Source Lead, 5mm (0.2in) From Header to Source Bonding Pad		15	-	nH
Junction to Case	$R_{\theta JC}$		-	-	5.0	oC/W
Junction to Ambient	$R_{\theta JA}$	Typical Socket Mount	-	-	175	oC/W

#### IRFF9130


#### **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I <sub>SD</sub>	Modified MOSFET	<b>♀</b> D	-	-	-6.5	Α
Pulse Source to Drain Current (Note 3)	I <sub>SDM</sub>	Symbol Showing the Integral Reverse P-N Junction Diode	G S S	-	-	-26	A
Source to Drain Diode Voltage (Note 2)	V <sub>SD</sub>	$T_C = 25^{\circ}C$ , $I_{SD} = 6.5A$ , $V_{GS} = 0V$ (Figure 13)		-	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = 150^{\circ}C$ , $I_{SD} = 6.5A$ , $dI_{SD}/dt = 100A/\mu s$		-	300	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	$T_J = 150^{\circ}C$ , $I_{SD} = 6.5A$ , $dI_{SD}/dt = 100A/\mu s$		-	1.8	-	μС

#### NOTES:

- 2. Pulse test: pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ .
- 3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4.  $V_{DD}$  = 25V, starting  $T_J$  = 25°C, L = 17.75mH,  $R_G$  = 25 $\Omega$ , peak  $I_{AS}$  = 6.5A. (Figures 15, 16).

# Typical Performance Curves Unless Otherwise Specified






FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

## Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. OUTPUT CHARACTERISTICS




FIGURE 6. SATURATION CHARACTERISTICS




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT





FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

## Typical Performance Curves Unless Otherwise Specified (Continued)







FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE






FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT

FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE





FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE


#### Test Circuits and Waveforms



V<sub>DD</sub> V<sub>DS</sub>

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT

FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




 $V_{DD}$ 

0

FIGURE 17. SWITCHING TIME TEST CIRCUIT

O V<sub>DS</sub> V<sub>GS</sub> V<sub>GS</sub> V<sub>GS</sub>

FIGURE 18. RESISTIVE SWITCHING WAVEFORMS



 $I_{G(REF)}$  FIGURE 20. GATE CHARGE WAVEFORMS

FIGURE 19. GATE CHARGE TEST CIRCUIT



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

#### Sales Office Headquarters

#### **NORTH AMERICA**

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902

TEL: (407) 724-7000 FAX: (407) 724-7240

#### **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

## ASIA

Total (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029