## Am29LV033MU

Data Sheet



RETIRED PRODUCT

This product has been retired and is not available for designs. For new and current designs, S29GL032A supersedes Am29LV033MU and is the factory-recommended migration path. Please refer to the S29GL032A datasheet for specifications and ordering information. Availability of this document is retained for reference and historical purposes only.

The following document contains information on Spansion memory products.

## **Continuity of Specifications**

There is no change to this data sheet as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal data sheet improvement and are noted in the document revision summary.

#### **For More Information**

Please contact your local sales office for additional information about Spansion memory solutions.







# **AMD**

## Am29LV033MU

# 32 Megabit (4 M x 8-Bit) MirrorBit™ 3.0 Volt-only Uniform Sector Flash Memory with VersatileI/O™ Control

This product has been retired and is not available for designs. For new and current designs, S29GL032A supersedes Am29LV033M and is the factory-recommended migration path. Please refer to the S29GL032A datasheet for specifications and ordering information. Availability of this document is retained for reference and historical purposes only.

#### DISTINCTIVE CHARACTERISTICS

#### **ARCHITECTURAL ADVANTAGES**

- Single power supply operation
  - 3 volt read, erase, and program operations
- VersatileI/O™ control
  - Device generates and tolerates data voltages on CE# and DQ inputs/outputs as determined by the voltage on the V<sub>IO</sub> pin; operates from 1.65 to 3.6 V
- Manufactured on 0.23 µm MirrorBit process technology
- SecSi<sup>™</sup> (Secured Silicon) Sector region
  - 256-byte sector for permanent, secure identification through an 16-byte random Electronic Serial Number, accessible through a command sequence
  - May be programmed and locked at the factory or by the customer
- Flexible sector architecture
  - Sixty-four 64 Kbyte sectors
- Compatibility with JEDEC standards
  - Provides pinout and software compatibility for single-power supply flash, and superior inadvertent write protection
- Minimum 100,000 erase cycle guarantee per sector
- 20-year data retention at 125°C

#### PERFORMANCE CHARACTERISTICS

- High performance
  - 90 ns access time
  - 25 ns page read times
  - 0.5 s typical sector erase time
  - 7.5 µs typical write buffer byte programming time:
     32-byte write buffer reduces overall programming time for multiple-byte updates

- 8-byte read page buffer
- 32-byte write buffer
- Low power consumption (typical values at 3.0 V, 5 MHz)
  - 13 mA typical active read current
  - 50 mA typical erase/program current
  - 1 µA typical standby mode current
- Package options
  - 40-pin TSOP
  - 48-ball FBGA

## SOFTWARE & HARDWARE FEATURES

- Software features
  - Program Suspend & Resume: read other sectors before programming operation is completed
  - Erase Suspend & Resume: read/program other sectors before an erase operation is completed
  - Data# polling & toggle bits provide status
  - Unlock Bypass Program command reduces overall multiple-byte programming time
  - CFI (Common Flash Interface) compliant: allows host system to identify and accommodate multiple flash devices

#### Hardware features

- Sector Group Protection: hardware method of preventing write operations within a sector group
- Temporary Sector Unprotect: V<sub>ID</sub>-level method of changing code in locked sectors
- ACC (high voltage) pin accelerates programming time for higher throughput during system production
- Hardware reset pin (RESET#) resets device
- Ready/Busy# pin (RY/BY#) detects program or erase cycle completion

#### **GENERAL DESCRIPTION**

The Am29LV033MU is a 32 Mbit, 3.0 volt single power supply flash memory devices organized as 4,194,304 bytes. The device has an 8-bit wide data bus, and can be programmed either in the host system or in standard EPROM programmers.

The device is available with an access time of 90, 100, 110, or 120 ns. Note that each device has a specific operating voltage range ( $V_{\rm CC}$ ) and an I/O voltage range ( $V_{\rm IO}$ ), as specified in the Product Selector Guide and the Ordering Information sections. The device is offered in a 40-pin TSOP or 48-ball FBGA package. Each device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

Each device requires only a **single 3.0 volt power supply** for both read and write functions. In addition to a  $V_{CC}$  input, a high-voltage **accelerated program (ACC)** input provides shorter programming times through increased current. This feature is intended to facilitate factory throughput during system production, but may also be used in the field if desired.

The device is entirely command set compatible with the JEDEC single-power-supply Flash standard. Commands are written to the device using standard microprocessor write timing. Write cycles also internally latch addresses and data needed for the programming and erase operations.

The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Device programming and erasure are initiated through command sequences. Once a program or erase operation has begun, the host system need only poll the DQ7 (Data# Polling) or DQ6 (toggle) **status bits** or monitor the **Ready/Busy# (RY/BY#)** output to determine whether the operation is complete. To facilitate programming, an **Unlock Bypass** mode reduces command sequence overhead by requiring only two write cycles to program data instead of four.

The **Versatilel/O<sup>TM</sup>**  $(V_{IO})$  control allows the host system to set the voltage levels that the device generates

and tolerates on the CE# control input and DQ I/Os to the same voltage level that is asserted on the  $V_{IO}$  pin. Refer to the Ordering Information section for valid  $V_{IO}$  options.

Hardware data protection measures include a low  $V_{\rm CC}$  detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of sectors of memory. This can be achieved in-system or via programming equipment.

The **Erase Suspend/Erase Resume** feature allows the host system to pause an erase operation in a given sector to read or program any other sector and then complete the erase operation. The **Program Suspend/Program Resume** feature enables the host system to pause a program operation in a given sector to read any other sector and then complete the program operation.

The hardware RESET# pin terminates any operation in progress and resets the device, after which it is then ready for a new operation. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the host system to read boot-up firmware from the Flash memory device.

The device reduces power consumption in the **standby mode** when it detects specific voltage levels on CE# and RESET#, or when addresses have been stable for a specified period of time.

The SecSi™ (Secured Silicon) Sector provides a 256 byte area for code or data that can be permanently protected. Once this sector is protected, no further changes within the sector can occur.

AMD MirrorBit flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via hot-hole assisted erase. The data is programmed using hot electron injection.



## **MIRRORBIT 32 MBIT DEVICE FAMILY**

Device	Bus	Sector Architecture	Packages		RY/BY#	WP#, ACC	WP# Protection
LV033MU	x8	Uniform (64 Kbyte)	40-pin TSOP (std. & rev. pinout), 48-ball FBGA		Yes	ACC only	No WP#
LV320MT/B	x8/x16	Boot (8 x 8 Kbyte at top & bottom)	48-pin TSOP, 48-ball Fine-pitch BGA, 64-ball Fortified BGA		Yes	WP#/ACC pin	2 x 8 Kbyte top or bottom
LV320MH/L	x8/x16	Uniform (64 Kbyte)	56-pin TSOP (std. & rev. pinout), 64-ball Fortified BGA	Yes	Yes	WP#/ACC pin	1 x 64 Kbyte high or low

#### **RELATED DOCUMENTS**

To download related documents, click on the following links or go to www.amd.com $\rightarrow$ Flash Memory $\rightarrow$ Product Information $\rightarrow$ MirrorBit $\rightarrow$ Flash Information $\rightarrow$ Technical Documentation.

MirrorBit™ Flash Memory Write Buffer Programming and Page Buffer Read

Implementing a Common Layout for AMD MirrorBit and Intel StrataFlash Memory Devices

Migrating from Single-byte to Three-byte Device IDs AMD MirrorBit™ White Paper



## **TABLE OF CONTENTS**

Product Selector Guide	
Block Diagram	
Connection Diagrams	6
Pin Description	. 8
Logic Symbol	. 8
Ordering Information	9
Device Bus Operations	10
Table 1. Device Bus Operations	10
VersatileIO™ (V <sub>IO</sub> ) Control	. 10
Requirements for Reading Array Data	. 10
Page Mode Read	
Writing Commands/Command Sequences	. 11
Write Buffer	. 11
Accelerated Program Operation	. 11
Autoselect Functions	. 11
Standby Mode	11
Automatic Sleep Mode	. 11
RESET#: Hardware Reset Pin	. 12
Output Disable Mode	. 12
Table 2. Sector Address Table	13
Autoselect Mode	
Table 3. Autoselect Codes, (High Voltage Method)	15
Sector Group Protection and Unprotection	. 16
Table 4. Sector Group Protection/Unprotection Address Table	
Temporary Sector Group Unprotect	. 17
Figure 1. Temporary Sector Group Unprotect Operation	17
Figure 2. In-System Sector Group Protect/Unprotect Algorithms	
SecSi (Secured Silicon) Sector Flash Memory Region	
Table 5. SecSi Sector Contents	19
Figure 3. SecSi Sector Protect Verify	
Hardware Data Protection	. 20
Low VCC Write Inhibit	. 20
Write Pulse "Glitch" Protection	
Logical Inhibit	
Power-Up Write Inhibit	
Common Flash Memory Interface (CFI)	
Table 6. CFI Query Identification String	
Table 7. System Interface String	
Table 8. Device Geometry Definition	22
Table 9. Primary Vendor-Specific Extended Query	
Command Definitions	
Reading Array Data	
Reset Command	
Autoselect Command Sequence	
Enter SecSi Sector/Exit SecSi Sector Command Sequence .	
Byte Program Command Sequence	
Unlock Bypass Command Sequence	
Write Buffer Programming	. 25
Accelerated Program	
Figure 4. Write Buffer Programming Operation	
Figure 5. Program Operation	
Program Suspend/Program Resume Command Sequence	
Figure 6. Program Suspend/Program Resume	
Chip Erase Command Sequence	
Sector Erase Command Sequence	
Figure 7. Erase Operation	
Erase Suspend/Erase Resume Commands	. 31

Command Definitions	32
Table 10. Command Definitions	. 32
Write Operation Status	33
DQ7: Data# Polling	. 33
Figure 8. Data# Polling Algorithm	
RY/BY#: Ready/Busy#	
DQ6: Toggle Bit I	
Figure 9. Toggle Bit Algorithm	
DQ2: Toggle Bit II	
Reading Toggle Bits DQ6/DQ2	
DQ5: Exceeded Timing Limits	
DQ3: Sector Erase Timer	
DQ1: Write-to-Buffer Abort	
Table 11. Write Operation Status	
Absolute Maximum Ratings	
Figure 10. Maximum Negative Overshoot Waveform	3/
Figure 11. Maximum Positive Overshoot Waveform	3/
Operating Ranges	
DC Characteristics	
Test Conditions	
Figure 12. Test Setup	
Table 12. Test Specifications	
Key to Switching Waveforms	39
Figure 13. Input Waveforms and	
Measurement Levels	
AC Characteristics	
Read-Only Operations	. 40
Figure 14. Read Operation Timings	
Figure 15. Page Read Timings	
Hardware Reset (RESET#)	. 42
Figure 16. Reset Timings	42
Erase and Program Operations	. 43
Figure 17. Program Operation Timings	44
Figure 18. Accelerated Program Timing Diagram	44
Figure 19. Chip/Sector Erase Operation Timings	45
Figure 20. Data# Polling Timings	
(During Embedded Algorithms)	46
Figure 21. Toggle Bit Timings	
(During Embedded Algorithms)	
Figure 22. DQ2 vs. DQ6	
Temporary Sector Unprotect	
Figure 23. Temporary Sector Group Unprotect Timing Diagram	
Figure 24. Sector Group Protect and Unprotect Timing Diagram	
Alternate CE# Controlled Erase and Program Operations	. 50
Figure 25. Alternate CE# Controlled Write (Erase/Program)	
Operation Timings	
Erase And Programming Performance	52
Latchup Characteristics	52
TSOP Pin and BGA Package Capacitance	52
Data Retention	
Physical Dimensions	
TS 040—40-Pin Standard Thin Small Outline Package	
TSR040—40-Pin Reverse Thin Small Outline Package	
FBC048—48-Ball Fine-Pitch Ball Grid Array	
9 x 8 mm Package	56
Revision Summary	
nevision summary	J/




## **PRODUCT SELECTOR GUIDE**


Part Numb	er	Am29LV033MU								
Speed	V <sub>CC</sub> = 3.0–3.6 V	<b>90R</b> (V <sub>IO</sub> = 3.0–3.6 V)	<b>101R</b> (V <sub>IO</sub> = 2.7–3.6 V)	<b>112R</b> (V <sub>IO</sub> =1.65–3.6 V)		<b>120R</b> (V <sub>IO</sub> =1.65–3.6 V)				
Option	ption V <sub></sub> = 2.7–3.6 V		112 (V <sub>IO</sub> =1.65–3.6 V)	<b>120</b> (V <sub>IO</sub> =1.65–3.6 V)						
Max. Acces	ss Time (ns)	90	100	1	10	120				
Max. CE# Access Time (ns)		90	100	110		1.	20			
Max. Page access time (t <sub>PACC</sub> )		25	30	30	40	30	40			
Max. OE# Access Time (ns)		25	30	30	40	30	40			

#### Note:


- 1. See "AC Characteristics" for full specifications.
- 2. For the Am29LV033MU device, the last numeric digit in the speed option (e.g. 90R, 101, 112, 120) is used for internal purposes only. Please use OPNs as listed when placing orders.



## **CONNECTION DIAGRAMS**



## **CONNECTION DIAGRAMS**



## **Special Package Handling Instructions**

Special handling is required for Flash Memory products in molded packages (TSOP and BGA). The package

and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

## **PIN DESCRIPTION**

A21-A0 = 22 Address inputs

DQ7-DQ0 = 8 Data inputs/outputs

CE# = Chip Enable input

OE# = Output Enable input

WE# = Write Enable input

ACC = Acceleration input

RESET# = Hardware Reset Pin input

RY/BY# = Ready/Busy output

 $V_{CC}$ = 3.0 volt-only single power supply

(see Product Selector Guide for speed options and voltage


supply tolerances)

 $V_{\text{IO}}$ = Output Buffer power

 $V_{\text{SS}}$ = Device Ground

逐步<sup>漫游戏游</sup>。 Com. Cn NC = Pin Not Connected Internally

## **LOGIC SYMBOL**








#### **ORDERING INFORMATION**

## **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:



Valid Combinations TSOP Package	for	Speed (ns)	V <sub>IO</sub> Range	V <sub>CC</sub> Range
Am29LV033MU90R		90	3.0-3.6 V	3.0-3.6 V
Am29LV033MU101		100	2.7–3.6 V	
Am29LV033MU112		110	1.65-3.6 V	2.7-3.6 V
Am29LV033MU120	EI, FI	120	1.65–3.6 V	
Am29LV033MU101R		100	2.7–3.6 V	
Am29LV033MU112R		110	1.65-3.6 V	3.0–3.6 V
Am29LV033MU120R		120	1.65–3.6 V	

3.0 Volt-only Read, Program, and Erase

Valid Comb Fine-Pitch B	Speed	V <sub>IO</sub>	V <sub>cc</sub>			
Order Number	Package Marking		(ns)	Range	Range	
Am29LV033MU90R		L033MU90R		90	3.0– 3.6 V	3.0– 3.6 V
Am29LV033MU101		L033MU01V		100	2.7– 3.6 V	
Am29LV033MU112		L033MU11V		110	1.65– 3.6 V	2.7– 3.6 V
Am29LV033MU120	WCI	L033MU12V	1	120	1.65– 3.6 V	
Am29LV033MU101R		L033MU01R		100	2.7– 3.6 V	
Am29LV033MU112R		L033MU11R		110	1.65– 3.6 V	3.0– 3.6 V
Am29LV033MU120R		L033MU12R		120	1.65– 3.6 V	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### Note:

For the Am29LV033MU device, the last numeric digit in the speed option (e.g. 90R, 101, 112, 120) is used for internal purposes only. Please use OPNs as listed when placing orders.

#### **DEVICE BUS OPERATIONS**

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

Table 1. Device Date operations											
Operation	CE#	OE#	WE#	RESET#	ACC	Addresses (Note 2)	DQ7- DQ0				
Read	L	L	Н	Н	Х	A <sub>IN</sub>	D <sub>OUT</sub>				
Write (Program/Erase)	L	Н	L	Н	Х	A <sub>IN</sub>	(Note 3)				
Accelerated Program	L	Н	L	Н	$V_{HH}$	A <sub>IN</sub>	(Note 3)				
Standby	V <sub>CC</sub> ± 0.3 V	х	х	V <sub>CC</sub> ± 0.3 V	Н	Х	High-Z				
Output Disable	L	Н	Н	Н	Х	X	High-Z				
Reset	Х	Х	Х	L	X	X	High-Z				
Sector Group Protect (Note 2)	L	Н	L	V <sub>ID</sub>	X	SA, A6=L, A3=L, A2=L, A1=H, A0=L	(Note 3)				
Sector Group Unprotect (Note 2)	L	Н	,L	V <sub>ID</sub>	X	SA, A6=H, A3=L, A2=L, A1=H, A0=L	(Note 3)				
Temporary Sector Group Unprotect	Х	х	Х	V <sub>ID</sub>	Х	A <sub>IN</sub>	(Note 3)				

Table 1. Device Bus Operations

**Legend:**  $L = Logic Low = V_{IL}$ ,  $H = Logic High = V_{IH}$ ,  $V_{ID} = 11.5-12.5 V$ ,  $V_{HH} = 11.5-12.5 V$ , X = Don't Care, SA = Sector Address,  $A_{IN} = Address In$ ,  $D_{IN} = Data In$ ,  $D_{OUT} = Data Out$ 

#### Notes:

- 1. Addresses are A21:A0. Sector addresses are A21:A16.
- 2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector Group Protection and Unprotection" section.
- 3.  $D_{IN}$  or  $D_{OUT}$  as required by command sequence, data polling, or sector protect algorithm (see Figure 2).

## VersatilelO™ (V<sub>IO</sub>) Control

The VersatileIO<sup>TM</sup> ( $V_{IO}$ ) control allows the host system to set the voltage levels that the device generates and tolerates on CE# and DQ I/Os to the same voltage level that is asserted on  $V_{IO}$ . See Ordering Information for  $V_{IO}$  options on this device.

For example, a  $V_{\rm I/O}$  of 1.65–3.6 volts allows for I/O at the 1.8 or 3 volt levels, driving and receiving signals to and from other 1.8 or 3 V devices on the same data bus.

## Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE# and OE# pins to  $V_{\rm IL}$ . CE# is the power control and selects the device. OE# is the output con-

trol and gates array data to the output pins. WE# should remain at  $V_{IH}$ .

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See "Reading Array Data" for more information. Refer to the AC Read-Only Operations table for timing specifications and to Figure 13 for the timing diagram. Refer

to the DC Characteristics table for the active current specification for reading array data.

#### Page Mode Read

The device is capable of fast page mode read and is compatible with the page mode Mask ROM read operation. This mode provides faster read access speed for random locations within a page. The page size of the device is 8 bytes. The appropriate page is selected by the higher address bits A(max)–A3. Address bits A2–A0 determine the specific byte within a page. This is an asynchronous operation; the microprocessor supplies the specific byte location.

The random or initial page access is equal to  $t_{ACC}$  or  $t_{CE}$  and subsequent page read accesses (as long as the locations specified by the microprocessor falls within that page) is equivalent to  $t_{PACC}$ . When CE# is deasserted and reasserted for a subsequent access, the access time is  $t_{ACC}$  or  $t_{CE}$ . Fast page mode accesses are obtained by keeping the "read-page addresses" constant and changing the "intra-read page" addresses.

## **Writing Commands/Command Sequences**

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to  $V_{\rm IL}$ , and OE# to  $V_{\rm IH}$ .

The device features an **Unlock Bypass** mode to facilitate faster programming. Once the device enters the Unlock Bypass mode, only two write cycles are required to program a byte, instead of four. The "Byte Program Command Sequence" section has details on programming data to the device using both standard and Unlock Bypass command sequences.

An erase operation can erase one sector, multiple sectors, or the entire device. Table 2 indicates the address space that each sector occupies.

Refer to the DC Characteristics table for the active current specification for the write mode. The AC Characteristics section contains timing specification tables and timing diagrams for write operations.

#### Write Buffer

Write Buffer Programming allows the system to write a maximum of 32 bytes in one programming operation. This results in faster effective programming time than the standard programming algorithms. See "Write Buffer" for more information.

## **Accelerated Program Operation**

The device offers accelerated program operations through the ACC function. This function is primarily intended to allow faster manufacturing throughput during system production.

If the system asserts  $V_{HH}$  on this pin, the device automatically enters the aforementioned Unlock Bypass mode, temporarily unprotects any protected sectors, and uses the higher voltage on the pin to reduce the time required for program operations. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing  $V_{HH}$  from the ACC pin returns the device to normal operation. Note that the ACC pin must not be at  $V_{HH}$  for operations other than accelerated programming, or device damage may result. In addition, the ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

#### **Autoselect Functions**

If the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to the Autoselect Mode and Autoselect Command Sequence sections for more information

#### Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# pins are both held at  $\rm V_{IO}\pm0.3~V.$  (Note that this is a more restricted voltage range than  $\rm V_{IH}.)$  If CE# and RESET# are held at  $\rm V_{IH},$  but not within  $\rm V_{IO}\pm0.3~V,$  the device will be in the standby mode, but the standby current will be greater. The device requires standard access time (t\_{CE}) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

Refer to the DC Characteristics table for the standby current specification.

## **Automatic Sleep Mode**

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for  $t_{ACC}$  + 30 ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.

Refer to the DC Characteristics table for the automatic sleep mode current specification.

#### RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RE-SET# pin is driven low for at least a period of t<sub>RP</sub> the device immediately terminates any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

July Disable IV

At Disable IV

At Pisable IV

At P Current is reduced for the duration of the RESET# pulse. When RESET# is held at  $V_{SS}\pm0.3$  V, the device draws CMOS standby current. If RESET# is held at V<sub>IL</sub> but not within V<sub>SS</sub>±0.3 V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a "0" (busy) until the internal reset operation is complete, which requires a time of  $t_{\mbox{\scriptsize READY}}$  (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is "1"), the reset operation is completed within a time of t<sub>READY</sub> (not during Embedded Algorithms). The system can read data t<sub>RH</sub> after the RE-SET# pin returns to V<sub>IH</sub>.

Refer to the AC Characteristics tables for RESET# parameters and to Figure 16 for the timing diagram.

## **Output Disable Mode**

When the OE# input is at VIH, output from the device is disabled. The output pins are placed in the high



Table 2. Sector Address Table

Sector	A21	A20	A19	A18	A17	A16	8-bit Address Range (in hexadecimal)
SA0	0	0	0	0	0	0	000000-00FFFF
SA1	0	0	0	0	0	1	010000-01FFFF
SA2	0	0	0	0	1	0	020000-02FFFF
SA3	0	0	0	0	1	1	030000-03FFFF
SA4	0	0	0	1	0	0	040000-04FFFF
SA5	0	0	0	1	0	1	050000-05FFFF
SA6	0	0	0	1	1	0	060000-06FFFF
SA7	0	0	0	1	1	1	070000-07FFFF
SA8	0	0	1	0	0	0	080000-08FFFF
SA9	0	0	1	0	0	1	090000-09FFFF
SA10	0	0	1	0	1	0 4	0A0000-0AFFFF
SA11	0	0	1	0	1 26.	4010	0B0000-0BFFFF
SA12	0	0	1	1	0	0	0C0000-0CFFFF
SA13	0	0	1	. 1	0	1	0D0000-0DFFFF
SA14	0	0	11	1	1	0	0E0000-0EFFFF
SA15	0	0	1	1	1	1	0F0000-0FFFFF
SA16	0	1	0	0	0	0	100000-10FFFF
SA17	0	11	0	0	0	1	110000-11FFFF
SA18	0	1	0	0	1	0	120000-12FFFF
SA19	0	1	0	0	1	1	130000-13FFFF
SA20	0	1	0	1	0	0	140000-14FFFF
SA21	0	1	0	1	0	1	150000-15FFFF
SA22	0	1	0	1	1	0	160000-16FFFF
SA23	0	1	0	1	1	1	170000-17FFFF
SA24	0	1	1	0	0	0	180000-18FFFF
SA25	0	1	1	0	0	1	190000-19FFFF
SA26	0	1	1	0	1	0	1A0000-1AFFFF
SA27	0	1	1	0	1	1	1B0000-1BFFFF
SA28	0	1	1	1	0	0	1C0000-1CFFFF
SA29	0	1	1	1	0	1	1D0000-1DFFFF
SA30	0	1	1	1	1	0	1E0000-1EFFFF
SA31	0	1	1	1	1	1	1F0000-1FFFFF
SA32	1	0	0	0	0	0	200000-20FFFF
SA33	1	0	0	0	0	1	210000-21FFFF

Table 2. Sector Address Table (Continued)

Sector	A21	A20	A19	A18	A17	A16	8-bit Address Range (in hexadecimal)
SA34	1	0	0	0	1	0	220000-22FFFF
SA35	1	0	0	0	1	1	230000-23FFFF
SA36	1	0	0	1	0	0	240000-24FFFF
SA37	1	0	0	1	0	1	250000-25FFFF
SA38	1	0	0	1	1	0	260000-26FFFF
SA39	1	0	0	1	1	1	270000-27FFFF
SA40	1	0	1	0	0	0	280000-28FFFF
SA41	1	0	1	0	0	1	290000–29FFFF
SA42	1	0	1	0	1	0	2A0000–2AFFFF
SA43	1	0	1	0	1	1	2B0000–2BFFFF
SA44	1	0	1	1	0	0 🖪	2C0000-2CFFFF
SA45	1	0	1	1	0	4,167	2D0000–2DFFFF
SA46	1	0	1	1	九爷	0	2E0000–2EFFFF
SA47	1	0	1	1	<b>%</b> 1	17.	2F0000–2FFFFF
SA48	1	1	0	0	0	0	300000-30FFFF
SA49	1	1	0	0	0	1	310000–31FFFF
SA50	1	1	0	0	1	0	320000-32FFFF
SA51	1	.1	0	0	1	1	330000-33FFFF
SA52	1	1	0	1	0	0	340000-34FFFF
SA53	1	1	0	1	0	1	350000-35FFFF
SA54	1	1	0	1	1	0	360000-36FFFF
SA55	1	1	0	1	1	1	370000-37FFFF
SA56	1	1	1	0	0	0	380000-38FFFF
SA57	1	1	1	0	0	1	390000-39FFFF
SA58	1	1	1	0	1	0	3A0000-3AFFFF
SA59	1	1	1	0	1	1	3B0000-3BFFFF
SA60	1	1	1	1	0	0	3C0000-3CFFFF
SA61	1	1	1	1	0	1	3D0000-3DFFFF
SA62	1	1	1	1	1	0	3E0000-3EFFFF
SA63	1	1	1	1	1	1	3F0000-3FFFFF

Note: All sectors are 64 Kbytes in size.



#### **Autoselect Mode**

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires  $V_{ID}$  on address pin A9. Address pins A6, A3, A2, A1, and A0 must be as shown in Table 3.

In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits (see Table 2). Table 3 shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 10. This method does not require  $V_{\rm ID}$ . Refer to the Autoselect Command Sequence section for more information.

Table 3. Autoselect Codes, (High Voltage Method)

	Description	CE#	OE#	WE#	A21 to A15	A14 to A10	А9	A8 to A7	<b>A</b> 6	A5 to A4	A3 to A2	<b>A</b> 1	A0	DQ7 to DQ0
Manufa	acturer ID: AMD	L	L	Н	Х	Х	$V_{\text{ID}}$	Х	L	Х	Lo	L	L	01h
□	Cycle 1									4.4	å.₽	L	Н	7Eh
Device	Cycle 2	L	L	Н	Х	Х	$V_{\text{ID}}$	Х	, Like	X	Н	Н	L	1Ch
De	Cycle 3							16 3	2 1.	-00	H	Н	Н	00h
Sector Verifica	Protection ation	L	L	Н	SA	X	V <sub>ID</sub>	Х		Х	L	Н	Г	01h (protected), 00h (unprotected)
SecSi (DQ7)	Sector Indicator Bit	L	L	Н	X	X	V <sub>ID</sub>	X	L	Х	L	Н	Н	90h (factory locked), 10h (not factory locked)

**Legend:**  $L = Logic Low = V_{IL}$ ,  $H = Logic High = V_{IH}$ , SA = Sector Address, X = Don't care.

## Sector Group Protection and Unprotection

The hardware sector group protection feature disables both program and erase operations in any sector group. In this device, a sector group consists of four adjacent sectors that are protected or unprotected at the same time (see Table 4). The hardware sector group unprotection feature re-enables both program and erase operations in previously protected sector groups. Sector group protection/unprotection can be implemented via two methods.

Sector protection/unprotection requires  $V_{\text{ID}}$  on the RE-SET# pin only, and can be implemented either in-system or via programming equipment. Figure 2 shows the algorithms and Figure 24 shows the timing diagram. This method uses standard microprocessor bus cycle timing. For sector group unprotect, all unprotected sector groups must first be protected prior to the first sector group unprotect write cycle.

The device is shipped with all sector groups unprotected. AMD offers the option of programming and protecting sector groups at its factory prior to shipping the device through AMD's ExpressFlash™ Service. Contact an AMD representative for details.

It is possible to determine whether a sector group is protected or unprotected. See the Autoselect Mode section for details.

Table 4. Sector Group Protection/Unprotection
Address Table


Sector Group	A22-A18				
SA0-SA3	00000				
SA4-SA7	00001				
SA8-SA11	00010				
SA12-SA15	00011				
SA16-SA19	00100				
SA20-SA23	00101				
SA24-SA27	00110				
SA28-SA31	00111				
SA32-SA35	01000				
SA36-SA39	01001				
SA40-SA43	01010				
SA44-SA47	01011				
SA48-SA51	01100				
SA52-SA55	01101				
SA56-SA59	01110				
SA60-SA63	01111				

Note: All sector groups are 256 Kbytes in size.

## **Temporary Sector Group Unprotect**

(**Note:** In this device, a sector group consists of four adjacent sectors that are protected or unprotected at the same time (see Table 4).

This feature allows temporary unprotection of previously protected sector groups to change data in-system. The Sector Group Unprotect mode is activated by setting the RESET# pin to  $V_{\text{ID}}$ . During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once  $V_{\text{ID}}$  is removed from the RESET# pin, all the previously protected sector groups are protected again. Figure 1 shows the algorithm, and Figure 23 shows the timing diagrams, for this feature.



Notes: 3

- 1. All protected sector groups unprotected.
- 2. All previously protected sector groups are protected once again.

Figure 1. Temporary Sector Group Unprotect Operation






Figure 2. In-System Sector Group Protect/Unprotect Algorithms

## SecSi (Secured Silicon) Sector Flash Memory Region

The SecSi (Secured Silicon) Sector feature provides a Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The SecSi Sector is 256 bytes in length, and uses a SecSi Sector Indicator Bit (DQ7) to indicate whether or not the SecSi Sector is locked when shipped from the factory. This bit is permanently set at the factory and cannot be changed, which prevents cloning of a factory locked part. This ensures the security of the ESN once the product is shipped to the field.

AMD offers the device with the SecSi Sector either customer lockable (standard shipping option) or factory locked (contact an AMD sales representative for ordering information). The customer-lockable version is shipped with the SecSi Sector unprotected, allowing customers to program the sector after receiving the device. The customer-lockable version also has the SecSi Sector Indicator Bit permanently set to a "0." The factory-locked version is always protected when shipped from the factory, and has the SecSi (Secured Silicon) Sector Indicator Bit permanently set to a "1." Thus, the SecSi Sector Indicator Bit prevents customer-lockable devices from being used to replace devices that are factory locked. Note that the ACC function and unlock bypass modes are not available when the SecSi Sector is enabled.

The SecSi sector address space in this device is allocated as follows:

Table 5. SecSi Sector Contents

SecSi Sector Address Range	Customer Lockable	ESN Factory Locked	ExpressFlash Factory Locked		
000000h-000007h	Determined by customer	ESN	ESN or determined by customer		
000008h-00007Fh	cusioniei	Unavailable	Determined by customer		

The system accesses the SecSi Sector through a command sequence (see "Enter SecSi Sector/Exit SecSi Sector Command Sequence"). After the system has written the Enter SecSi Sector command sequence, it may read the SecSi Sector by using the addresses normally occupied by the first sector (SA0). This mode of operation continues until the system issues the Exit SecSi Sector command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to sector SA0.

## Customer Lockable: SecSi Sector NOT Programmed or Protected At the Factory

Unless otherwise specified, the device is shipped such that the customer may program and protect the 256-byte SecSi sector.

The system may program the SecSi Sector using the write-buffer, accelerated and/or unlock bypass methods, in addition to the standard programming command sequence. See Command Definitions.

Programming and protecting the SecSi Sector must be used with caution since, once protected, there is no procedure available for unprotecting the SecSi Sector area and none of the bits in the SecSi Sector memory space can be modified in any way.

The SecSi Sector area can be protected using one of the following procedures:

- Write the three-cycle Enter SecSi Sector Region command sequence, and then follow the in-system sector protect algorithm as shown in Figure 2, except that RESET# may be at either V<sub>IH</sub> or V<sub>ID</sub>. This allows in-system protection of the SecSi Sector without raising any device pin to a high voltage. Note that this method is only applicable to the SecSi Sector.
- To verify the protect/unprotect status of the SecSi Sector, follow the algorithm shown in Figure 3.

Once the SecSi Sector is programmed, locked and verified, the system must write the Exit SecSi Sector Region command sequence to return to reading and writing within the remainder of the array.

## Factory Locked: SecSi Sector Programmed and Protected At the Factory

In devices with an ESN, the SecSi Sector is protected when the device is shipped from the factory. The SecSi Sector cannot be modified in any way. An ESN Factory Locked device has an 16-byte random ESN at addresses 000000h–000007h. Please contact your local AMD sales representative for details on ordering ESN Factory Locked devices.

Customers may opt to have their code programmed by AMD through the AMD ExpressFlash service (Express Flash Factory Locked). The devices are then shipped from AMD's factory with the SecSi Sector permanently locked. Contact an AMD representative for details on using AMD's ExpressFlash service.

mand definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during  $V_{\rm CC}$  power-up and power-down transitions, or from system noise.

#### Low V<sub>CC</sub> Write Inhibit

When  $V_{CC}$  is less than  $V_{LKO}$ , the device does not accept any write cycles. This protects data during  $V_{CC}$  power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets to the read mode. Subsequent writes are ignored until  $V_{CC}$  is greater than  $V_{LKO}$ . The system must provide the proper signals to the control pins to prevent unintentional writes when  $V_{CC}$  is greater than  $V_{LKO}$ .

## Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

## Logical Inhibit

Write cycles are inhibited by holding any one of OE# =  $V_{JL}$ , CE# =  $V_{IH}$  or WE# =  $V_{IH}$ . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

#### **Power-Up Write Inhibit**

If WE# = CE# =  $V_{IL}$  and OE# =  $V_{IH}$  during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.

Figure 3. SecSi Sector Protect Verify

## **Hardware Data Protection**

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Table 10 for com-

#### COMMON FLASH MEMORY INTERFACE (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h, any time the device is ready to read array data. The system can read CFI information at the addresses given in Tables 6–9. To terminate reading CFI data, the system must write the reset command.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode, and the system can read CFI data at the addresses given in Tables 6–9. The system must write the reset command to return the device to reading array data.

For further information, please refer to the CFI Specification and CFI Publication 100, available via the World Wide Web at http://www.amd.com/flash/cfi. Alternatively, contact an AMD representative for copies of these documents.

**20** Am29LV033MU September 12, 2006

## DATA SHEET

## Table 6. CFI Query Identification String

Addresses	Data	Description						
10h 11h 12h	51h 52h 59h	Query Unique ASCII string "QRY"						
13h 14h	02h 00h	Primary OEM Command Set						
15h 16h	40h 00h	Address for Primary Extended Table						
17h 18h	00h 00h	Alternate OEM Command Set (00h = none exists)						
19h 1Ah	00h 00h	Address for Alternate OEM Extended Table (00h = none exists)						

## Table 7. System Interface String

Addresses	Data	Description
1Bh	27h	V <sub>CC</sub> Min. (write/erase) D7-D4: volt, D3-D0: 100 millivolt
1Ch	36h	V <sub>CC</sub> Max. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Dh	00h	$V_{PP}$ Min. voltage (00h = no $V_{PP}$ pin present)
1Eh	00h	V <sub>PP</sub> Max. voltage (00h = no V <sub>PP</sub> pin present)
1Fh	07h	Typical timeout per single byte write 2 <sup>N</sup> µs
20h	07h	Typical timeout for Min. size buffer write $2^N \mu s$ (00h = not supported)
21h	0Ah	Typical timeout per individual block erase 2 <sup>N</sup> ms
22h	00h	Typical timeout for full chip erase 2 <sup>N</sup> ms (00h = not supported)
23h	01h	Max. timeout for byte write 2 <sup>N</sup> times typical
24h	05h	Max. timeout for buffer write 2 <sup>N</sup> times typical
25h	04h	Max. timeout per individual block erase 2 <sup>N</sup> times typical
26h	00h	Max. timeout for full chip erase 2 <sup>N</sup> times typical (00h = not supported)

## DATA SHEET

**Table 8. Device Geometry Definition** 

Addresses	Data	Description							
27h	16h	Device Size = 2 <sup>N</sup> byte							
28h 29h	00h 00h	ash Device Interface description (refer to CFI publication 100) 0h not supported)							
2Ah 2Bh	05h 00h	Max. number of byte in multi-byte write = $2^N$ (00h = not supported)							
2Ch	01h	Number of Erase Block Regions within device (01h = uniform device, 02h = boot device)							
2Dh 2Eh 2Fh 30h	3Fh 00h 00h 01h	Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100)							
31h 32h 33h 34h	00h 00h 00h 00h	Erase Block Region 2 Information (refer to CFI publication 100)							
35h 36h 37h 38h	00h 00h 00h 00h	Erase Block Region 3 Information (refer to CFI publication 100)							
39h 3Ah 3Bh 3Ch	00h 00h 00h 00h	Erase Block Region 4 Information (refer to CFI publication 100)							

Table 9. Primary Vendor-Specific Extended Query

Addresses	Data	Description								
40h 41h 42h	50h 52h 49h	Query-unique ASCII string "PRI"								
43h	31h	Major version number, ASCII Minor version number, ASCII								
44h	33h									
45h	09h	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Process Technology (Bits 7-2) 0010b = 0.23 µm MirrorBit								
46h	02h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write								
47h	04h	Sector Protect 0 = Not Supported, X = Number of sectors per group								
48h	01h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported								
49h	04h	Sector Protect/Unprotect scheme $04 = 29LV800 \text{ mode}$								
4Ah	00h	Simultaneous Operation 00 = Not Supported, X = Number of Sectors in Bank								
4Bh	00h	Burst Mode Type 00 = Not Supported, 01 = Supported								
4Ch	01h	Page Mode Type 00 = Not Supported, 01 = 8 Byte Page								
4Dh	B5h	ACC (Acceleration) Supply Minimum  Oh = Not Supported, D7-D4: Volt, D3-D0: 100 mV								
4Eh	C5h	ACC (Acceleration) Supply Maximum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV								
4Fh	00h	Top/Bottom Boot Sector Flag  00h = Uniform Device without WP# protect, 02h = Bottom Boot Device, 03h = Top Boot Device, 04h = Uniform sectors bottom WP# protect, 05h = Uniform sectors top WP# protect								
50h	01h	Program Suspend 00h = Not Supported, 01h = Supported								

## **COMMAND DEFINITIONS**

Writing specific address and data commands or sequences into the command register initiates device operations. Table 10 defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** may place the device in an unknown state. A reset command is then required to return the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens

first. Refer to the AC Characteristics section for timing diagrams.

## **Reading Array Data**

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the erase-suspend-read mode, after which the system can read data from any

non-erase-suspended sector. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See the Erase Suspend/Erase Resume Commands section for more information.

The system *must* issue the reset command to return the device to the read (or erase-suspend-read) mode if DQ5 goes high during an active program or erase operation, or if the device is in the autoselect mode. See the next section, Reset Command, for more information.

See also Requirements for Reading Array Data in the Device Bus Operations section for more information. The Read-Only Operations table provides the read parameters, and Figure 13 shows the timing diagram.

#### **Reset Command**

Writing the reset command resets the device to the read or erase-suspend-read mode. Address bits are don't cares for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to the read mode. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to the read mode. If the program command sequence is written while the device is in the Erase Suspend mode, writing the reset command returns the device to the erase-suspend-read mode. Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to the read mode. If the device entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns the device to the erase-suspend-read mode.

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to the read mode (or erase-suspend-read mode if the device was in Erase Suspend).

Note that if DQ1 goes high during a Write Buffer Programming operation, the system must write the Write-to-Buffer-Abort Reset command sequence to reset the device for the next operation.

#### **Autoselect Command Sequence**

The autoselect command sequence allows the host system to access the manufacturer and device codes, and determine whether or not a sector is protected. Table 10 shows the address and data requirements. This method is an alternative to that shown in Table 3, which is intended for PROM programmers and requires  $V_{\text{ID}}$  on address pin A9. The autoselect command sequence may be written to an address that is either in the read or erase-suspend-read mode. The autoselect command may not be written while the device is actively programming or erasing.

The autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the autoselect command. The device then enters the autoselect mode. The system may read at any address any number of times without initiating another autoselect command sequence:

- A read cycle at address XX00h returns the manufacturer code.
- Three read cycles at addresses 01h, 0Eh, and 0Fh return the device code.
- A read cycle to an address containing a sector group address (SA), and the address 02h on A7–A0 returns 01h if the sector group is protected, or 00h if it is unprotected. (Refer to Table 4 for valid sector addresses).

The system must write the reset command to return to the read mode (or erase-suspend-read mode if the device was previously in Erase Suspend).

# Enter SecSi Sector/Exit SecSi Sector Command Sequence

The SecSi Sector region provides a secured data area containing an 16-byte random Electronic Serial Number (ESN). The system can access the SecSi Sector region by issuing the three-cycle Enter SecSi Sector command sequence. The device continues to access the SecSi Sector region until the system issues the four-cycle Exit SecSi Sector command sequence. The Exit SecSi Sector command sequence. The Exit SecSi Sector command sequence returns the device to normal operation. Table 10 shows the address and data requirements for both command sequences. See also "SecSi (Secured Silicon) Sector Flash Memory Region" for further information. Note that the ACC function and unlock bypass modes are not available when the SecSi Sector is enabled.

## **Byte Program Command Sequence**

Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. Table 10 shows the address and data requirements for the byte program command

sequence. Note that the SecSi Sector, autoselect, and CFI functions are unavailable when a program operation is in progress.

When the Embedded Program algorithm is complete, the device then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. Refer to the Write Operation Status section for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a **hardware reset** immediately terminates the program operation. The program command sequence should be reinitiated once the device has returned to the read mode, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from "0" back to a "1." Attempting to do so may cause the device to set DQ5 = 1, or cause the DQ7 and DQ6 status bits to indicate the operation was successful. However, a succeeding read will show that the data is still "0." Only erase operations can convert a "0" to a "1."

Note: Single byte programming is not supported in x8-mode. Write buffer programming must be used during x8-mode operation.

#### **Unlock Bypass Command Sequence**

The unlock bypass feature allows the system to program bytes to the device faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. The device then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 10 shows the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The first cycle must contain the data 90h. The second cycle must contain the data 00h. The device then returns to the read mode.

#### **Write Buffer Programming**

Write buffer programming allows the system to write a maximum of 32 bytes in one programming operation. The effective programming time is faster than the standard programming algorithms. The write buffer programming command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the Write Buffer Load command written at the Sector Address in which programming will occur. The fourth cycle writes the sector address and the number of byte locations, minus one, to be programmed. For example, if the system will program 6 unique address locations, then 05h should be written to the device. This tells the device how many write buffer addresses will be loaded with data and therefore when to expect the Program Buffer to Flash command. The number of locations to program cannot exceed the size of the write buffer or the operation will abort.

The fifth cycle writes the first address location and data to be programmed. A write-buffer-page is selected by address bits  $A_{MAX}-A_5$ . All subsequent address/data pairs must fall within the selected-write-buffer-page. The system then writes the remaining address/data pairs into the write buffer. Write buffer locations may be loaded in any order.

The write-buffer-page address must be the same for all address/data pairs loaded into the write buffer. That is, write buffer programming cannot occur across multiple write-buffer pages or sectors. If the system attempts to load programming data outside of the selected write-buffer page, the operation will abort.

Note that if a Write Buffer address location is loaded multiple times, the address/data pair counter will be decremented for every data load operation. The host system must therefore account for loading a write-buffer location more than once. The counter decrements for each data load operation, not for each unique write-buffer-address location. Additionally, the last data loaded prior to the Program Buffer to Flash command will be programmed into the device. Note also that if an address location is loaded more than once into the buffer, the final data loaded for that address will be programmed.

Once the specified number of write buffer locations have been loaded, the system must then write the Program Buffer to Flash command at the sector address. Any other address and data combination aborts the Write Buffer Programming operation. The device then begins programming. Data polling should be used while monitoring the last address location loaded into the write buffer. DQ7, DQ6, DQ5, and DQ1 should be monitored to determine the device status during Write Buffer Programming.

The write-buffer programming operation can be suspended using the standard program suspend/resume

commands. Upon successful completion of the Write Buffer Programming operation, the device is ready to execute the next command.

The Write Buffer Programming Sequence can be aborted in the following ways:

- Load a value that is greater than the page buffer size during the Number of Locations to Program step.
- Write to an address in a sector different than the one specified during the Write-Buffer-Load command.
- Write an Address/Data pair to a different write-buffer-page than the one selected by the Starting Address during the write buffer data loading stage of the operation.
- Write data other than the Confirm Command after the specified number of data load cycles.

The abort condition is indicated by DQ1 = 1, DQ7 = DATA# (for the last address location loaded), DQ6 = toggle, and DQ5=0. A Write-to-Buffer-Abort Reset command sequence must be written to reset the de-

vice for the next operation. Note that the full 3-cycle Write-to-Buffer-Abort Reset command sequence is required when using Write-Buffer-Programming features in Unlock Bypass mode.

#### **Accelerated Program**

The device offers accelerated program operations through the ACC pin. When the system asserts  $V_{\rm HH}$  on the ACC pin, the device automatically enters the Unlock Bypass mode. The system may then write the two-cycle Unlock Bypass program command sequence. The device uses the higher voltage on the ACC pin to accelerate the operation. Note that the ACC pin must not be at  $V_{\rm HH}$  for operations other than accelerated programming, or device damage may result. In addition, the ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

Figure 5 illustrates the algorithm for the program operation. Refer to the Erase and Program Operations table in the AC Characteristics section for parameters, and Figure 16 for timing diagrams.







Figure 4. Write Buffer Programming Operation



Note: See Table 10 for program command sequence

Figure 5. Program Operation

# Program Suspend/Program Resume Command Sequence

The Program Suspend command allows the system to interrupt a programming operation or a Write to Buffer programming operation so that data can be read from any non-suspended sector. When the Program Suspend command is written during a programming process, the device halts the program operation within 15  $\mu s$  maximum (5  $\mu s$  typical) and updates the status bits. Addresses are not required when writing the Program Suspend command.

After the programming operation has been suspended, the system can read array data from any non-suspended sector. The Program Suspend command may also be issued during a programming operation while an erase is suspended. In this case, data may be read from any addresses not in Erase Suspend or Program Suspend. If a read is needed from the SecSi Sector area (One-time Program area), then user must use the proper command sequences to enter and exit this region.

The system may also write the autoselect command sequence when the device is in the Program Suspend mode. The system can read as many autoselect codes as required. When the device exits the autoselect mode, the device reverts to the Program Suspend mode, and is ready for another valid operation. See Autoselect Command Sequence for more information.

After the Program Resume command is written, the device reverts to programming. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See Write Operation Status for more information.

The system must write the Program Resume command (address bits are don't care) to exit the Program Suspend mode and continue the programming operation. Further writes of the Resume command are ignored. Another Program Suspend command can be written after the device has resume programming.




Figure 6. Program Suspend/Program Resume

## **Chip Erase Command Sequence**

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 10 shows the address and data requirements for the chip erase command sequence. *Note that the SecSi Sector, autoselect, and CFI functions are unavailable when a program operation is in progress.* 

When the Embedded Erase algorithm is complete, the device returns to the read mode and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. Refer to the Write Operation Status section for information on these status bits.

Any commands written during the chip erase operation are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

Figure 7 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations tables in the AC Characteristics section for parameters, and Figure 19 section for timing diagrams.

#### **Sector Erase Command Sequence**

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and the sector erase command. Table 10 shows the address and data requirements for the sector erase command sequence. Note that the SecSi Sector, autoselect, and CFI functions are unavailable when a program operation is in progress.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.


After the command sequence is written, a sector erase time-out of 50 µs occurs. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 μs, otherwise erasure may begin. Any sector erase address and command following the exceeded time-out may or may not be accepted. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to the read mode. The system must rewrite the command sequence and any additional addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out (See the section on DQ3: Sector Erase Timer.). The time-out begins from the rising edge of the final WE# pulse in the command sequence.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by reading DQ7, DQ6, DQ2, or RY/BY# in the erasing sector. Refer to the Write Operation Status section for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

Figure 7 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations tables in the AC Characteristics section for parameters, and Figure 19 section for timing diagrams.



#### Votes:

- 1. See Table 10 for erase command sequence.
- See the section on DQ3 for information on the sector erase timer.

Figure 7. Erase Operation

## Erase Suspend/Erase Resume Commands

The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm.

When the Erase Suspend command is written during the sector erase operation, the device requires a typical of 5  $\mu s$  (maximum of 20  $\mu s$ ) to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the device enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Reading at any address within erase-suspended sectors produces status information on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to the Write Operation Status section for information on these status bits.

After an erase-suspended program operation is complete, the device returns to the erase-suspend-read mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard byte program operation. Refer to the Write Operation Status section for more information.

In the erase-suspend-read mode, the system can also issue the autoselect command sequence. Refer to the Autoselect Mode and Autoselect Command Sequence sections for details.

To resume the sector erase operation, the system must write the Erase Resume command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Note: During an erase operation, this flash device performs multiple internal operations which are invisible to the system. When an erase operation is suspended, any of the internal operations that were not fully completed must be restarted. As such, if this flash device is continually issued suspend/resume commands in rapid succession, erase progress will be impeded as a function of the number of suspends. The result will be a longer cumulative erase time than without suspends. Note that the additional suspends do not affect device reliability or future performance. In most systems rapid erase/suspend activity occurs only briefly. In such cases, erase performance will not be significantly impacted.



#### **Command Definitions**

**Table 10. Command Definitions** 

		Cycles	Bus Cycles (Notes 1–4)											
	Command Sequence (Notes)		First		Second		Third		Fourth		Fifth		Sixth	
(			Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read (Note 5)		1	RA	RD										
Reset (Note 6)		1	XXX	F0										
7	Manufacturer ID	4	XXX	AA	XXX	55	XXX	90	X00	01				
(Note	Device ID (Note 8)	6	XXX	AA	XXX	55	XXX	90	X01	7E	X0E	1C	X0F	00
Autoselect (N	SecSi™ Sector Factory Protect (Note 9)	4	XXX	AA	XXX	55	xxx	90	X03	(Note 9)				
	Sector Group Protect Verify (Note 10)	4	xxx	AA	XXX	55	XXX	90	(SA)X02	00/01				
Ente	er SecSi Sector Region	3	XXX	AA	XXX	55	XXX	88						
Exit	SecSi Sector Region	4	XXX	AA	XXX	55	XXX	90	XXX	00				
Prog	gram	4	XXX	AA	XXX	55	XXX	A0	PA	PD				
Writ	e to Buffer	6	XXX	AA	XXX	55	SA	25	SA	WC	PA	PD	WBL	PD
Prog	gram Buffer to Flash	1	SA	29										
Write to Buffer Abort Reset (Note 11)		3	XXX	AA	XXX	55	XXX	F0						
Unic	ock Bypass	3	XXX	AA	XXX	55	XXX	20	- 4	600-				
Unic	ock Bypass Program (Note 12)	2	XXX	A0	PA	PD		4	1 10 /"	~				
Unlock Bypass Reset (Note 13)		2	XXX	90	XXX	00		张	in the	0				
Chip Erase		6	XXX	AA	XXX	55	XXX	80	XXX	AA	XXX	55	XXX	10
Sector Erase		6	XXX	AA	XXX	55	XXX	80	XXX	AA	XXX	55	SA	30
Program/Erase Suspend (Note 14)		1	XXX	B0			-	(0)						
Program/Erase Resume (Note 15)		1	XXX	30				,			_			
CFI Query (Note 16)		1	55	98	1									

#### Legend:

X = Don't care

RA = Read Address of the memory location to be read.

RD = Read Data read from location RA during read operation.

PA = Program Address. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.

PD = Program Data for location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.

SA = Sector Address of sector to be verified (in autoselect mode) or erased. Address bits A21–A16 uniquely select any sector.

WBL = Write Buffer Location. Address must be within the same write buffer page as PA.

WC = Byte Count. Number of write buffer locations to load minus 1.

#### Notes:

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Except for the read cycle and the fourth cycle of the autoselect command sequence, all bus cycles are write cycles.
- 4. During unlock and command cycles, when lower address bits are don't cares, address bits A21–A12 are also don't cares.
- No unlock or command cycles required when device is in read mode.
- The Reset command is required to return to the read mode (or to the erase-suspend-read mode if previously in Erase Suspend) when the device is in the autoselect mode, or if DQ5 goes high (while the device is providing status information).
- The fourth cycle of the autoselect command sequence is a read cycle. See the Autoselect Command Sequence section for more information.
- 8. The device ID must be read in three cycles.

- 9. The data is 88h for factory locked and 08h for not factory locked.
- 10. The data is 00h for an unprotected sector group and 01h for a protected sector group.
- 11. Command sequence resets device for next command after aborted write-to-buffer operation.
- 12. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
- 13. The Unlock Bypass Reset command is required to return to the read mode when the device is in the unlock bypass mode.
- 14. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
- The Erase Resume command is valid only during the Erase Suspend mode.
- 16. Command is valid when device is ready to read array data or when device is in autoselect mode.

#### WRITE OPERATION STATUS

The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 11 and the following subsections describe the function of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to determine whether an Embedded Program or Erase operation is in progress or has been completed.

## **DQ7: Data# Polling**

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1  $\mu$ s, then the device returns to the read mode.


During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100  $\mu$ s, then the device returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ0–DQ6 may be still

invalid. Valid data on DQ0-DQ7 will appear on successive read cycles.

Table 11 shows the outputs for Data# Polling on DQ7. Figure 8 shows the Data# Polling algorithm. Figure 20 in the AC Characteristics section shows the Data# Polling timing diagram.



#### Notes:

- VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.
- DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 8. Data# Polling Algorithm

## RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to  $V_{\rm CC}$ .

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is in the read mode, the standby mode, or the device is in the erase-suspend-read mode.

Table 11 shows the outputs for RY/BY#.

## DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either OE# or CE# to control the read cycles. When the operation is complete, DQ6 stops toggling.


After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100  $\mu$ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately 1  $\mu s$  after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 11 shows the outputs for Toggle Bit I on DQ6. Figure 9 shows the toggle bit algorithm. Figure 21 in the "AC Characteristics" section shows the toggle bit timing diagrams. Figure 22 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on DQ2: Toggle Bit II.



**Note:** The system should recheck the toggle bit even if DQ5 = "1" because the toggle bit may stop toggling as DQ5 changes to "1." See the subsections on DQ6 and DQ2 for more information.

Figure 9. Toggle Bit Algorithm

# DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 11 to compare outputs for DQ2 and DQ6.

Figure 9 shows the toggle bit algorithm in flowchart form, and the section "DQ2: Toggle Bit II" explains the algorithm. See also the DQ6: Toggle Bit I subsection. Figure 21 shows the toggle bit timing diagram. Figure 22 shows the differences between DQ2 and DQ6 in graphical form.

# Reading Toggle Bits DQ6/DQ2

Refer to Figure 9 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform

other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 9).

### **DQ5: Exceeded Timing Limits**

DQ5 indicates whether the program, erase, or write-to-buffer time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed.

The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the timing limit has been exceeded, DQ5 produces a "1."

In all these cases, the system must write the reset command to return the device to the reading the array (or to erase-suspend-read if the device was previously in the erase-suspend-program mode).

#### **DQ3: Sector Erase Timer**

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase com-

mand. When the time-out period is complete, DQ3 switches from a "0" to a "1." If the time between additional sector erase commands from the system can be assumed to be less than 50  $\mu$ s, the system need not monitor DQ3. See also the Sector Erase Command Sequence section.

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted.

Table 11 shows the status of DQ3 relative to the other status bits.

# DQ1: Write-to-Buffer Abort

DQ1 indicates whether a Write-to-Buffer operation was aborted. Under these conditions DQ1 produces a "1". The system must issue the Write-to-Buffer-Abort-Reset command sequence to return the device to reading array data. See Write Buffer

	Stat	us	DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	DQ1	RY/BY#
Standard	Embedded	Program Algorithm	DQ7#	Toggle	0	N/A	No toggle	0	0
Mode	Embedded	Erase Algorithm	0	Toggle	0	1	Toggle	N/A	0
Program Suspend	Program- Suspend	Program-Suspended Sector		!	Invalid (not	allowed)			1
Mode	Read	Non-Program Suspended Sector	Data						1
Erase	Erase-	Erase-Suspended Sector	1	No toggle	0	N/A	Toggle	N/A	1
Suspend Mode	Suspend Read	Non-Erase Suspended Sector			Data				1
Wiode	Erase-Suspend-Program (Embedded Program)		DQ7#	Toggle	0	N/A	N/A	N/A	0
Write-to-	Busy (Note	3)	DQ7#	Toggle	0	N/A	N/A	0	0
Buffer	Abort (Note	4)	DQ7#	Toggle	0	N/A	N/A	1	0

Table 11. Write Operation Status

- 1. DQ5 switches to '1' when an Embedded Program, Embedded Erase, or Write-to-Buffer operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.
- 2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
- 3. The Data# Polling algorithm should be used to monitor the last loaded write-buffer address location.
- 4. DQ1 switches to '1' when the device has aborted the write-to-buffer operation.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature Plastic Packages65°C to +150°C
Ambient Temperature with Power Applied65°C to +125°C
Voltage with Respect to Ground
V <sub>CC</sub> (Note 1)0.5 V to +4.0 V
$V_{IO}.$
A9, OE#, ACC, and RESET#
(Note 2)0.5 V to +12.5 V
All other pins (Note 1) –0.5 V to $V_{CC}$ +0.5 V
Output Short Circuit Current (Note 3) 200 mA

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may overshoot  $V_{SS}$  to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is  $V_{CC}$  +0.5 V. See Figure 10. During voltage transitions, input or I/O pins may overshoot to  $V_{CC}$  +2.0 V for periods up to 20 ns. See Figure 11.
- Minimum DC input voltage on pins A9, OE#, ACC, and RESET# is -0.5 V. During voltage transitions, A9, OE#, ACC, and RESET# may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See Figure 10. Maximum DC input voltage on pin A9, OE#, ACC, and RESET# is +12.5 V which may overshoot to +14.0 V for periods up to 20 ns.
- No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 10. Maximum Negative Overshoot Waveform




Figure 11. Maximum Positive
Overshoot Waveform

#### **OPERATING RANGES**

# Industrial (I) Devices

Ambient Temperature (T<sub>A</sub>) . . . . . . . . -40°C to +85°C

#### **Supply Voltages**

Notes:

$V_{CC}$ for standard voltage range 2.7–3.6 V
$V_{\text{CC}}$ for regulated voltage range 3.0–3.6 V
V <sub>IO</sub> (Note 2)

- 1. Operating ranges define those limits between which the functionality of the device is guaranteed.
- 2. See Ordering Information section for valid  $V_{CO}/V_{IO}$  range combinations. The I/Os will not operate at 3 V when  $V_{IO}$  = 1.8 V.

# DC CHARACTERISTICS CMOS Compatible

Parameter Symbol	Parameter Description	Test Condition	ns	Min	Тур	Max	Unit
ILI	Input Load Current (Note 1)	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC \text{ max}}$			±1.0	μA	
I <sub>LIT</sub>	A9, ACC Input Load Current	$V_{CC} = V_{CC \text{ max}}; A9 = 12$	.5 V			35	μΑ
I <sub>LR</sub>	Reset Leakage Current	$V_{CC} = V_{CC \text{ max}} = 12.5 \text{ V}$				35	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC \text{ max}}$				±1.0	μA
1	V <sub>CC</sub> Active Read Current	OF# V OF# V	5 MHz		3	34	A
I <sub>CC1</sub>	(Notes 1, 2)	$CE# = V_{IL}$ , $OE# = V_{IH}$	1 MHz		13	43	mA
	V 12 12 1 De 22 De 21 O marst (1.0)	OF" V OF" V	1 MHz		4	50	
I <sub>CC2</sub>	V <sub>CC</sub> Initial Page Read Current (1, 2)	$CE# = V_{IL}, OE# = V_{IH}$	10 MHz		40	80	mA
		05" \ 05" \	10 MHz		3	20	
I <sub>CC3</sub>	V <sub>CC</sub> Intra-Page Read Current (1, 2)	$CE# = V_{IL}, OE# = V_{IH}$	33 MHz	8-	6	40	mA
I <sub>CC4</sub>	V <sub>CC</sub> Active Write Current (Notes 2, 3)	CE# = V <sub>IL,</sub> OE# = V <sub>IH</sub>	2 4	~	50	60	mA
I <sub>CC5</sub>	V <sub>CC</sub> Standby Current (Note 2)	CE#, RESET# = $V_{CC} \pm WP# = V_{IH}$	700		1	5	μΑ
I <sub>CC6</sub>	V <sub>CC</sub> Reset Current (Note 2)	RESET# = $V_{SS} \pm 0.3 V$	WP# = V <sub>IH</sub>		1	5	μΑ
I <sub>CC7</sub>	Automatic Sleep Mode (Notes 2, 4)	$V_{IH} = V_{CC} \pm 0.3 \text{ V};$ $V_{IL} = V_{SS} \pm 0.3 \text{ V, WP#}$	= V <sub>IH</sub>		1	5	μΑ
V <sub>IL1</sub>	Input Low Voltage 1(Notes 5, 6)			-0.5		0.8	٧
V <sub>IH1</sub>	Input High Voltage 1 (Notes 5, 6)			1.9		V <sub>CC</sub> + 0.5	٧
$V_{IL2}$	Input Low Voltage 2 (Notes 5, 7)			-0.5		0.3 x V <sub>IO</sub>	٧
V <sub>IH2</sub>	Input High Voltage 2 (Notes 5, 7)			1.9		V <sub>IO</sub> + 0.5	V
$V_{HH}$	Voltage for ACC Program Acceleration	$V_{CC} = 2.7 - 3.6 \text{ V}$		11.5		12.5	٧
$V_{ID}$	Voltage for Autoselect and Temporary Sector Unprotect	$V_{CC} = 2.7 - 3.6 \text{ V}$		11.5		12.5	٧
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 4.0 \text{ mA}, V_{CC} = V_{C}$	<sub>C min</sub> = V <sub>IO</sub>			0.15 x V <sub>IO</sub>	V
V <sub>OH1</sub>	Outrout High Vallage	$I_{OH} = -2.0 \text{ mA}, V_{CC} = V$	CC min = V <sub>IO</sub>	0.85 V <sub>IO</sub>			V
V <sub>OH2</sub>	Output High Voltage	$I_{OH} = -100 \ \mu A, \ V_{CC} = V$		V <sub>IO</sub> -0.4			V
V <sub>LKO</sub>	Low V <sub>CC</sub> Lock-Out Voltage (Note 8)			2.3		2.5	٧

- 1. The  $I_{CC}$  current listed is typically less than 2 mA/MHz, with OE# at  $V_{IH}$ .
- 2. Maximum  $I_{CC}$  specifications are tested with  $V_{CC} = V_{CC}$ max.
- 3.  $I_{CC}$  active while Embedded Erase or Embedded Program is in progress.
- 4. Automatic sleep mode enables the low power mode when addresses remain stable for  $t_{ACC}$  + 30 ns.
- 5. If  $V_{IO}$  <  $V_{CO}$ , maximum  $V_{IL}$  for CE# and DQ I/Os is 0.3  $V_{IO}$ . Maximum  $V_{IH}$  for these connections is  $V_{IO}$  + 0.3  $V_{IO}$
- 6.  $V_{CC}$  voltage requirements.
- 7.  $V_{IO}$  voltage requirements.  $V_{CC} = 3$  V and  $V_{IO} = 3$  V or 1.8 V. When  $V_{IO}$  is at 1.8 V, I/Os cannot operate at 3 V.
- 8. Not 100% tested.



# **TEST CONDITIONS**





Table 12. Test Specifications

Test Condition	All Speeds	Unit			
Output Load	1 TTL gate				
Output Load Capacitance, C <sub>L</sub> (including jig capacitance)	30	pF			
Input Rise and Fall Times	5	ns			
Input Pulse Levels	0.0–3.0	V			
Input timing measurement reference levels (See Note)	1.5	٧			
Output timing measurement reference levels	0.5 V <sub>IO</sub>	V			

**Note:** If  $V_{IO} < V_{CC}$ , the reference level is 0.5  $V_{IO}$ .

# **KEY TO SWITCHING WAVEFORMS**





**Note:** If  $V_{IO} < V_{CC}$ , the input measurement reference level is 0.5  $V_{IO}$ .

Figure 13. Input Waveforms and Measurement Levels

# **Read-Only Operations**

Param	eter					Speed Options							
JEDE C	Std.	Description		Test Setup		90R	101R	101	112R	112	120R	120	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time	(Note 1)		Min	90	10	00	11	10	12	20	ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Outpu	ut Delay	CE#, OE# = V <sub>IL</sub>	Max	90	100 110		12	20	ns		
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable to C	utput Delay	OE# = V <sub>IL</sub>	Max	90	10	00	11	10	12	20	ns
	t <sub>PAC</sub>	Page Access Tim	ne		Max	25	30		30	40	30	40	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to	Output Delay		Max	25	3	0	30	40	30	40	ns
t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip Enable to C (Note 1)	output High Z		Max	25						ns	
t <sub>GHQZ</sub>	t <sub>DF</sub>	Output Enable to (Note 1)	Output High Z		Max			4	25				ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold Time Addresses, CE# Whichever Occur	or OE#,		Min	3 to the contract of the contr						ns	
		Output Enable	Read		Min	0			ns				
	t <sub>OEH</sub>	Hold Time (Note 1)	Toggle and Data# Polling		Min	·C			10				ns

- 1. Not 100% tested.
- 2. See Figure 12 and Table 12 for test specifications.




Figure 14. Read Operation Timings





Figure 15. Page Read Timings



# AC CHARACTERISTICS Hardware Reset (RESET#)

Parameter					
JEDEC	Std	Description	Description		Unit
	t <sub>Ready</sub>	RESET# Pin Low (During Embedded Algorithms) to Read Mode (See Note)	Max	20	μS
	t <sub>Ready</sub>	RESET# Pin Low (NOT During Embedded Algorithms) to Read Mode (See Note)	Max	500	ns
	t <sub>RP</sub>	RESET# Pulse Width	Min	500	ns
	t <sub>RH</sub>	Reset High Time Before Read (See Note)	Min	50	ns
	t <sub>RPD</sub>	RESET# Low to Standby Mode	Min	20	μS
	t <sub>RB</sub>	RY/BY# Recovery Time	Min	0	ns

Note: Not 100% tested.



RY/BY#

CE#, OE#

RESET#

Figure 16. Reset Timings


# **Erase and Program Operations**

Parameter					Speed	Options		
JEDEC	Std.	Description		90R	101, 101R	112, 112R	120, 120R	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time (Note 1)	Min	90 100 110 120				ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time	Min		(	0		ns
	t <sub>ASO</sub>	Address Setup Time to OE# low during toggle bit polling	Min		1	5		ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Address Hold Time	Min		4	5		ns
	t <sub>AHT</sub>	Address Hold Time From CE# or OE# high during toggle bit polling	Min		(	0		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup Time	Min		4	5		ns
$t_{WHDX}$	t <sub>DH</sub>	Data Hold Time	Min		(	0		ns
	t <sub>OEPH</sub>	Output Enable High during toggle bit polling	Min	4	2	.0		ns
t <sub>GHWL</sub>	t <sub>GHWL</sub>	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0				ns
$t_{\sf ELWL}$	t <sub>CS</sub>	CE# Setup Time	Min	0			ns	
t <sub>WHEH</sub>	t <sub>CH</sub>	CE# Hold Time	Min	0			ns	
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width	Min		3	<b>3</b> 5		ns
$t_{WHDL}$	t <sub>WPH</sub>	Write Pulse Width High	Min		3	80		ns
		Write Buffer Program Operation (Notes 2, 3)	Тур		24	40		μs
		Effective Write Buffer Program Operation, Per Byte (Notes 2, 4)	Тур		7	.5		μs
t <sub>whwh1</sub>	t <sub>WHWH1</sub>	Accelerated Effective Write Buffer Program Operation, Per Byte (Notes 2, 4)	Тур		6.	25		μs
		Single Byte Program (Notes 2, 5)	Тур		6	60		μs
		Accelerated Single Byte Programming Operation (Notes 2, 5)	Тур	54			μs	
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)	Тур	0.4			sec	
	t <sub>VHH</sub>	V <sub>HH</sub> Rise and Fall Time (Note 1)	Min	250			ns	
	t <sub>VCS</sub>	V <sub>CC</sub> Setup Time (Note 1)	Min	50			μs	
	t <sub>RB</sub>	Write Recovery Time from RY/BY#	Min		(	0		ns
	t <sub>BUSY</sub>	WE# to RY/BY#	Max	90	100	110	120	ns
	t <sub>POLL</sub>	Program Valid Before Status Polling (Note 6)	Max			4		μs

- 1. Not 100% tested.
- 2. See the "Erase And Programming Performance" section for more information.
- 3. For 1–32 bytes programmed.
- 4. Effective write buffer specification is based upon a 32-byte write buffer operation.
- 5. Byte programming specification is based upon a single byte programming operation not utilizing the write buffer.
- 6. When using the program suspend/resume feature, if the suspend command is issued within t<sub>POLL</sub>, t<sub>POLL</sub> must be fully re-applied upon resuming the programming operation. If the suspend command is issued after t<sub>POLL</sub>, t<sub>POLL</sub> is not required again prior to reading the status bits upon resuming.

Program Command Sequence (last two cycles)

Read Status Data (last two cycles)



**Note:** $PA = program \ address, PD = program \ data, D_{OUT}$  is the true data at the program address.

Figure 17. Program Operation Timings






Figure 18. Accelerated Program Timing Diagram






Notes: SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status")

Figure 19. Chip/Sector Erase Operation Timings




**Note:** VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 20. Data# Polling Timings (During Embedded Algorithms)



Note: VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle

Figure 21. Toggle Bit Timings (During Embedded Algorithms)



**Note:** DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE# to toggle DQ2 and DQ6.

Figure 22. DQ2 vs. DQ6

# **Temporary Sector Unprotect**

Parameter					
JEDEC	Std	Description		All Speed Options	Unit
	t <sub>VIDR</sub>	V <sub>ID</sub> Rise and Fall Time (See Note)	Min	500	ns
	t <sub>RSP</sub>	RESET# Setup Time for Temporary Sector Unprotect	Min	4	μs
	t <sub>RRB</sub>	RESET# Hold Time from RY/BY# High for Temporary Sector Group Unprotect	Min	4	μs

Note: Not 100% tested.





Figure 23. Temporary Sector Group Unprotect Timing Diagram




<sup>\*</sup> For sector group protect, A6:A0 = 0xx0010. For sector group unprotect, A6:A0 = 1xx0010.

Figure 24. Sector Group Protect and Unprotect Timing Diagram

# **Alternate CE# Controlled Erase and Program Operations**

Parameter				Speed Options				
JEDEC	Std.	Description		90R	101, 101R	112, 112R	120, 120R	Unit
t <sub>AVAV</sub>	t <sub>wc</sub>	Write Cycle Time (Note 1)	Min	90	100	110	120	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time	Min		(	)		ns
t <sub>ELAX</sub>	t <sub>AH</sub>	Address Hold Time	Min		4	5		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup Time	Min		4	5		ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold Time	Min		(	)		ns
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read Recovery Time Before Write (OE# High to WE# Low)	Min		(	0		ns
t <sub>WLEL</sub>	t <sub>WS</sub>	WE# Setup Time	Min		(	)		ns
t <sub>EHWH</sub>	t <sub>WH</sub>	WE# Hold Time	Min		(	)		ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE# Pulse Width	Min	45				ns
t <sub>EHEL</sub>	t <sub>CPH</sub>	CE# Pulse Width High	Min	30				ns
		Write Buffer Program Operation (Notes 2, 3)	Тур	I.C	24	40		μs
		Effective Write Buffer Program Operation, Per Byte (Notes 2, 4)	Тур		7	.5		μs
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Accelerated Effective Write Buffer Program Operation, Per Byte (Notes 2, 4)	Тур		6.	25		μs
		Single Byte Program (Notes 2, 5)	Тур		6	60		μs
		Accelerated Single Byte Programming Operation (Note 2, 5)	Тур	54		μs		
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation (Note 2)	Тур	0.4			sec	
	t <sub>RH</sub>	RESET# High Time Before Write (Note 1)	Min	50			ns	
	t <sub>POLL</sub>	Program Valid before Status Polling (Note 6)	Max	4			μs	

- 1. Not 100% tested.
- 2. See the "Erase And Programming Performance" section for more information. Write buffer program is typical per word.
- 3. For 1-32 bytes programmed.
- 4. Effective write buffer specification is based upon a 32-byte write buffer operation.
- 5. Byte programming specification is based upon a single byte programming operation not utilizing the write buffer.
- 6. When using the program suspend/resume feature, if the suspend command is issued within t<sub>POLL</sub>, t<sub>POLL</sub> must be fully re-applied upon resuming the programming operation. If the suspend command is issued after t<sub>POLL</sub>, t<sub>POLL</sub> is not required again prior to reading the status bits upon resuming.



- 1. Figure indicates last two bus cycles of a program or erase operation.
- 2. PA = program address, SA = sector address, PD = program data.
- 3. DQ7# is the complement of the data written to the device.  $D_{OUT}$  is the data written to the device.

Figure 25. Alternate CE# Controlled Write (Erase/Program)
Operation Timings

### **ERASE AND PROGRAMMING PERFORMANCE**

Parameter	Typ (Note 1)	Max (Note 2)	Unit	Comments
Sector Erase Time	0.5	3.5	sec	Excludes 00h programming
Chip Erase Time	32	64	sec	prior to erasure (Note 6)
Single Byte Program Time (Note 3)	60	600	μs	
Accelerated Single Byte Program Time (Note 3)	54	540	μs	
Total Write Buffer Program Time (Note 4)	240	1200	μs	
Effective Write Buffer Program Time (Note 5)	7.5	38	μs	Excludes system level overhead (Note 7)
Total Accelerated Write Buffer Program Time (Note 4)	200	1040	μs	,
Effective Accelerated Write Buffer Program Time (Note 5)	6.25	33	μs	
Chip Program Time	31.5	73	sec	

#### Notes:

- Typical program and erase times assume the following conditions: 25°C, 3.0 V V<sub>CC</sub>. Programming specification assume that all bits are programmed to 00h.
- 2. Maximum values are measured at  $V_{CC}$  = 3.0, worst case temperature. Maximum values are valid up to and including 100,000 program/erase cycles.
- 3. Byte programming specification is based upon a single byte programming operation not utilizing the write buffer.
- 4. For 1-32 bytes programmed in a single write buffer programming operation.
- 5. Effective write buffer specification is calculated on a per-per-byte basis for a 32-byte write buffer operation.
- 6. In the pre-programming step of the Embedded Erase algorithm, all bits are programmed to 00h before erasure.
- 7. System-level overhead is the time required to execute the command sequence (s) for the program command. See Tables 12 and 13 for further information on command definitions.
- 8. The device has a minimum erase and program cycle endurance of 100,000 cycles.

# LATCHUP CHARACTERISTICS

Description	Min	Max
Input voltage with respect to $V_{\rm SS}$ on all pins except I/O pins (including A9, OE#, and RESET#)	–1.0 V	12.5 V
Input voltage with respect to V <sub>SS</sub> on all I/O pins	–1.0 V	V <sub>CC</sub> + 1.0 V
V <sub>CC</sub> Current	–100 mA	+100 mA

**Note:** Includes all pins except  $V_{CC}$ . Test conditions:  $V_{CC} = 3.0 \text{ V}$ , one pin at a time.

#### TSOP PIN AND BGA PACKAGE CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup		Тур	Max	Unit
C	Input Capacitance	V -0	TSOP	6	7.5	pF
$C_{IN}$	приг Сараспапсе	V <sub>IN</sub> = 0	BGA	4.2	5.0	pF
6	Out at Our affirm	TSOP	8.5	12	pF	
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0$	BGA	5.4	6.5	pF
C <sub>IN2</sub> Control Pin Capacitance		TSOP	7.5	9	pF	
	Control Pin Capacitance	$V_{IN} = 0$	BGA	3.9	4.7	pF

- 1. Sampled, not 100% tested.
- 2. Test conditions  $T_A = 25$ °C, f = 1.0 MHz.




# **DATA RETENTION**

Parameter Description	Test Conditions	Min	Unit
Minimum Pettern Data Petentian Time	150°C	10	Years
Minimum Pattern Data Retention Time	125°C	20	Years



#### PHYSICAL DIMENSIONS

# TS 040—40-Pin Standard Thin Small Outline Package



Package	TS 40			
Jedec	MO-142 (B) CD			
Symbol	MIN	NDM	MAX	
А	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
⊂1	0.10	_	0.16	
С	0.10	_	0.21	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	
E	9.90	10.00	10.10	
е	0.50 BASIC			
L	0.50	0.60	0.70	
θ	0°	3°	5°	
R	0.08	_	0.20	
N				

#### NOTES:

CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm).

(DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

4 TO BE DETERMINED AT THE SEATING PLANE [-C]. THE SEATING PLANE IS

DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS

ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS DI AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTUSION IS 0.15mm (.0059") PER SIDE.

DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTUSION. ALLOWABLE DAMBAR PROTUSION SHALL BE 0.08mm (0.0031\*) TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION, MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm (0.0028\*).


THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm (.0039\*) AND 0.25mm (0.0098\*) FROM THE LEAD TIP.

8. LEAD COPLANARITY SHALL BE WITHIN 0.10mm (0.004") AS MEASURED FROM THE SEATING PLANE.

A. DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

#### PHYSICAL DIMENSIONS

# TSR040—40-Pin Reverse Thin Small Outline Package




Package	TSR 40			
Jedec	MO-142 (B) CD			
Symbol	MIN	NDM	MAX	
А	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
⊂1	0.10	_	0.16	
С	0.10	_	0.21	
D	19.80	20.00	20.20	
D1	18.30	18.40	18.50	
E	9.90	10.00	10.10	
е	0.50 BASIC			
L	0.50	0.60	0.70	
θ	0°	3°	5°	
R	0.08	- 0.20		
N	40			

#### NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm).
  - (DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)
- PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
- PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.
- TO BE DETERMINED AT THE SEATING PLANE [—C—]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTUSION IS 0.15mm (.0059") PER SIDE.
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTUSION, ALLOWABLE DAMBAR PROTUSION SHALL BE 0.08mm (0.0031") TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION, MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm (0.0028").
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm (.0039") AND 0.25mm (0.0098") FROM THE LEAD TIP.
- 8. LEAD COPLANARITY SHALL BE WITHIN 0.10mm (0.004") AS MEASURED FROM THE SEATING PLANE.
- $\cancel{9}$  DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

# PHYSICAL DIMENSIONS

# FBC048—48-Ball Fine-Pitch Ball Grid Array 9 x 8 mm Package



PACKAGE	FBC 048					
JEDEC	N/A					
	8.00r	nmx9.00 PACKAGE	mm			
SYMBOL	MIN	МОМ	MAX	NOTE		
Α	_	-	1.20	OVERALL THICKNESS		
A1	0.20	_	_	BALL HEIGHT		
A2	0.84	_	0.94	BODY THICKNESS		
D	9.00 BSC			BODY SIZE		
Ε	8.00 BSC		С	BODY SIZE		
D1	5.60 BSC		С	BALL FOOTPRINT		
E1	4.00 BSC		С	BALL FOOTPRINT		
MD	8			ROW MATRIX SIZE D DIRECTION		
ME	6				ROW MATRIX SIZE E DIRECTION	
N	48			TOTAL BALL COUNT		
b	0.25	0.30	0.35	BALL DIAMETER		
е	0.80 BSC			BALL PITCH		
SD/SE	0.40 BSC			SOLDER BALL PLACEMENT		

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D"
  DIRECTION. SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE
  IN THE "E" DIRECTION. N IS THE MAXIMUM NUMBER OF SOLDER
  BALLS FOR MATRIX SIZE MD x ME.
- 6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM Z.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000 WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = e/2
- "X" IN THE PACKAGE VARIATIONS DENOTES PART IS UNDER QUALIFICATION.
- 9. "+" IN THE PACKAGE DRAWING INDICATE THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- YEAR YEAR THICKNESS A IS THE CONTROLING DIMENSION.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, INK MARK, METALLIZED MARKINGS INDENTION OR OTHER MEANS.

#### **REVISION SUMMARY**

#### Revision A (June 20, 2002)

Initial release.

# Revision A+1 (September 3, 2002)

#### **MIRRORBIT 64 MBIT Device Family**

Added 64 Fortified BGA to LV640MU device.

#### Alternate CE# Controlled Erase and Program Operations

Added t<sub>RH</sub> parameter to table.

#### **Erase and Program Operations**

Added t<sub>BUSY</sub> parameter to table.

#### **Figure 16. Program Operation Timings**

Added RY/BY# to waveform.

#### **TSOP and BGA PIN Capacitance**

Added the FBGA package.

# Program Suspend/Program Resume Command Sequence

Changed 15  $\mu$ s typical to maximum and added 5  $\mu$ s typical.

#### Erase Suspend/Erase Resume Commands

Changed typical from 20  $\mu s$  to 5  $\mu s$  and added a maximum of 20  $\mu s$ .

#### **Product Selector Guide**

Added Note 2.

Added 101R, 112R, and 120R to Speed Options.

#### **Connection Diagrams**

Changed pin 30 from the 40-pin standard TSOP and pin 11 from the 40-pin reverse TSOP from  $V_{\rm CC}$  to  $V_{\rm IO}$ .

#### **Ordering Information**

Added 101R, 112R, and 120R to Valid Combinations Table.

Added Note 1.

Replaced 48-Pin Reverse and Standard Pinout Package to 40-Pin Reverse and Standard Pinout Package.

# Read-Only Operations, Alternate CE# Controlled Erase and Program Operations, and Erase and Program Operations

Added 101R, 112R, and 120R to Speed Options.

#### **Physical Dimensions**

Replaced TS 048 and TSR048 Package drawing to TS 040 and TSR040 Package drawing.

#### Revision A+2 (November 11, 2002)

#### **Product Selector Guide and Read Only Operations**

Added a 30 ns Page Access time and Output Enable Access time to the 113R and 123R Speed Options.

# **Ordering Information and Physical Dimensions**

Removed FBD048 package.

Added FBC048 package.

Changed order numbers and package markings to reflect new package.

# Customer Lockable: SecSi Sector NOT Programmed or Protected at the factory.

Added second bullet, SecSi sector-protect verify text and figure 3.

### SecSi Sector Flash Memory Region, and Enter SecSi Sector/Exit SecSi Sector Command Sequence

Noted that the ACC function and unlock bypass modes are not available when the SecSi sector is enabled.

#### Byte/Word Program Command Sequence, Sector Erase Command Sequence, and Chip Erase Command Sequence

Noted that the SecSi Sector, autoselect, and CFI functions are unavailable when a program or erase operation is in progress.

#### **Common Flash Memory Interface (CFI)**

Changed wording in last sentence of third paragraph from, "...the autoselect mode." to "...reading array data."

Changed CFI website address.

#### **Erase and Programming Performance**

Changed the typicals and/or maximums of the Chip Erase Time, Effective Write Buffer Program Time, Byte/Word Program Time, and Accelerated Effective Program Time to TBD.

# Revision A+3 (December 5, 2002)

#### **Ordering Information**

Modified package markings.

#### **CMOS Compatible**

Changed  $V_{IH1}$  and  $V_{IH2}$  minimum to 1.9.

Removed typos in notes.

#### Revision A+4 (April 7, 2003)

#### **Distinctive Characteristics**

Corrected typos in performance characteristics.

### DATA SHEET

# Erase and Program Operations and Alternate CE# Controlled Erase and Program Operations

Modified values of twhwh1

Added Note #5

#### **Erase and Programming Performance**

Added values to tables that were previously TBD

Added Note #3 and #4

# **Revision B (May 16, 2003)**

#### **Distinctive Characteristics**

Added typical active read current

#### Global

Converted to Preliminary version.

Modified SecSi Sector Flash Memory Region section to include ESN references.

#### **CMOS Compatible**

Corrected Typ and Max values for the I<sub>CC 1, 2, and 3</sub>.

# Erase and Program Operations and Alternate CE# Controlled Erase and Program Operations

Changed Accelerated Effective Write Buffer Program Operation value.

#### **Erase and Programming Performance**

Input values into table that were previously TBD.

Modified notes.

Removed Word references.

#### Revision B+1 (February 17, 2004)

#### **Writing Commands/Command Sequences**

Removed reference to word.

# **Word/Byte Program Command Sequences**

Removed reference to word.

Added single byte programming note.

#### **Erase Suspend/Erase Resume Commands**

Added erase operation note.

#### **Table 10: Command Definitions**

Replaced the Addr information for both Program/Erase Suspend and Program/Erase Resume from BA to XXX.

# AC Characteristics - Erase and Program Operations

Added t<sub>POLL</sub> information.

AC Characteristics Figures - Program Operation Timings, Data# Polling Timings (During Embedded Algorithms, and Alternate CE# Controlled Write (Erase/Program) Operation Timings

Updated with t<sub>POLL</sub> information.

#### **Trademarks**

Updated.

### Revision B+2 (May 20, 2004)

#### Global

Converted to full Datasheet version.

#### Cover sheet and Title page

Added notation referencing superseding documenta-

#### Revision B+3 (December 13, 2005)

#### Global

This product has been retired and is not available for designs. For new and current designs, S29GL032A supersedes Am29LV033M and is the factory-recommended migration path. Please refer to the S29GL032A datasheet for specifications and ordering information. Availability of this document is retained for reference and historical purposes only.

#### Revision B4 (September 12, 2006)

#### **Erase and Program Operations table**

Changed t<sub>BUSY</sub> to a maximum specification.



#### Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion Inc. will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

#### **Trademarks**

Copyright © 2002-2005 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.

ExpressFlash is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Copyright © 2006 Spansion Inc. All Rights Reserved. Spansion, the Spansion logo, MirrorBit, ORNAND, HD-SIM, and combinations thereof are trademarks of Spansion Inc. Other names are for informational purposes only and may be trademarks of their respective owners.