

## STD40NF3LL

# N-channel 30V - 0.009Ω - 40A - DPAK Low gate charge STripFET™ II Power MOSFET

#### **General features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STD40NF3LL	30V	<0.011Ω	40A


- Logic level device
- Optimal R<sub>DS(on)</sub> x Q<sub>g</sub> trade-off
- Conduction losses reduced
- Switching losses reduced
- Low threshold drive

#### **Description**


This application specific Power MOSFET is the third generation of STMicroelectronics unique "Single Feature Size™" strip-based process. The resulting transistor shows the best trade-off between on-resistance and gate charge. When used as high and low side in buck regulators, it gives the best performance in terms of both conduction and switching losses. This is extremely important for motherboards where fast switching and high efficiency are of paramount importance.

## **Applications**

■ Switching application



## Internal schematic diagram



#### **Order codes**

Part number	Marking	Package	Packaging	
STD40NF3LLT4	D40NF3LL@	DPAK	Tape & reel	

Contents STD40NF3LL

## **Contents**

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuit	8
4	Package mechanical data	9
5	Packing mechanical data	. 11
6	Revision history	12



STD40NF3LL **Electrical ratings** 

#### **Electrical ratings** 1

Table 1. **Absolute maximum ratings** 

Symbol	Parameter	Value	Unit			
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	30	V			
V <sub>DGR</sub>	Drain-gate voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	30	V			
V <sub>GS</sub>	Gate- source voltage	± 16	V			
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25°C	40	Α			
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100°C	28	Α			
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed) 160					
P <sub>tot</sub>	Total dissipation at T <sub>C</sub> = 25°C	80	W			
	Derating Factor	0.53	W/°C			
dv/dt (3)	Peak diode recovery voltage slope	5.5	V/ns			
E <sub>AS</sub> (4)	Single pulse avalanche energy	850	mJ			
T <sub>stg</sub>	Storage temperature	EE to 175	°C			
T <sub>j</sub>	Max. operating junction temperature  -55 to 175  °C					
Current limit	. Current limited by package					
2. Pulse width l	. Pulse width limited by safe operating area.					
3. I <sub>SD</sub> <b>⊴</b> 0A, di/d	. I <sub>SD</sub> <b>⊈</b> 0A, di/dt <b>ዷ</b> 50A/µs, V <sub>DD</sub> ≤V <sub>(BR)DSS</sub> , T <sub>j</sub> ≤T <sub>JMAX</sub>					
	. Starting $T_j = 25$ °C, $I_D = 20A$ , $V_{DD} = 25V$					

- 1. Current limited by package
- 2. Pulse width limited by safe operating area.
- 3.  $I_{SD}$  40A, di/dt 350A/ $\mu$ s,  $V_{DD}$   $\leq$  $V_{(BR)DSS}$ ,  $T_j \leq$  $T_{JMAX}$
- 4. Starting  $T_i = 25$  °C,  $I_D = 20A$ ,  $V_{DD} = 25V$

Table 2. Thermal data

Rthj-case	Thermal resistance junction-case max	1.88	°C/W
Rthj-amb	Thermal resistance junction-ambient max	100	°C/W
T <sub>J</sub>	Maximum lead temperature for soldering purpose		°C

**Electrical characteristics** STD40NF3LL

#### **Electrical characteristics** 2

(T<sub>CASE</sub>=25°C unless otherwise specified)

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 250 \mu A, V_{GS} = 0$	30			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS}$ = max rating $V_{DS}$ = max rating, $T_{C}$ = 125°C			1 10	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±16V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1			V
R <sub>DS(on)</sub>	Static drain-source on resistance	$V_{GS} = 10V, I_D = 20A$ $V_{GS} = 4.5V, I_D = 10A$		0.0090 0.0115	0.0110 0.0135	Ω Ω
Table 4.	Table 4. Dynamic					

Table 4. **Dynamic** 

Symbol	Parameter	Parameter Test conditions Min.		Max.	Unit
9 <sub>fs</sub> (1)	Forward transconductance	V <sub>DS</sub> = 15V <sub>,</sub> I <sub>D</sub> = 20A	23		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25V, f = 1MHz,$ $V_{GS} = 0$	1650 540 130		pF pF pF
$\begin{array}{c} t_{\text{d(on)}} \\ t_{\text{r}} \\ t_{\text{d(off)}} \\ t_{\text{f}} \end{array}$	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD}$ = 15V, $I_D$ = 20A $R_G$ = 4.7 $\Omega$ $V_{GS}$ =4.5V (see <i>Figure 13</i> )	23 156 27 28		ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 15V, I_{D} = 20A,$ $V_{GS} = 4.5V, R_{G} = 4.7\Omega$ (see <i>Figure 14</i> )	24 8.5 12	33	nC nC nC

<sup>1.</sup> Pulsed: Pulse duration = 300 μs, duty cycle 1.5%.

Table 5. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current Source-drain current (pulsed)				40 160	A A
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 40A, V <sub>GS</sub> = 0			1.3	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 40A$ , di/dt = 100A/ $\mu$ s, $V_{DD} = 15V$ , $T_{j} = 150$ °C (see <i>Figure 15</i> )		40 50 2.5		ns nC A

- 1. Pulse width limited by safe operating area.
- 2. Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5%



Electrical characteristics STD40NF3LL

## 2.1 Electrical characteristics (curves)

Figure 1. Safe operating area

Figure 2. Thermal impedance




Figure 3. Output characteristics

Figure 4. Transfer characteristics





Figure 5. Transconductance

Figure 6. Static drain-source on resistance



47/

Figure 7. Gate charge vs. gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs. temperature

Figure 10. Normalized on resistance vs. temperature





Figure 11. Source-drain diode forward characteristics

Figure 12. Normalized breakdown voltage vs. temperature



Test circuit STD40NF3LL

## 3 Test circuit

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped Inductive load test





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform




## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com




#### **DPAK MECHANICAL DATA**

DIM	DIM.		mm.		inch		
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.	
Α	2.2		2.4	0.086		0.094	
A1	0.9		1.1	0.035		0.043	
A2	0.03		0.23	0.001		0.009	
В	0.64		0.9	0.025		0.035	
b4	5.2		5.4	0.204		0.212	
С	0.45		0.6	0.017		0.023	
C2	0.48		0.6	0.019		0.023	
D	6		6.2	0.236		0.244	
D1		5.1			0.200		
E	6.4		6.6	0.252		0.260	
E1		4.7			0.185		
е		2.28			0.090		
e1	4.4		4.6	0.173		0.181	
Н	9.35		10.1	0.368		0.397	
L	1			0.039	and the same of th		
(L1)		2.8		4 15 10	0.110		
L2		0.8			0.031		
L4	0.6		1 12	0.023		0.039	
R		0.2	30 13	-	0.008		
V2	0°		8°	0°		8°	




# 5 Packing mechanical data

#### **DPAK FOOTPRINT**



#### TAPE AND REEL SHIPMENT



Revision history STD40NF3LL

# 6 Revision history

Table 6. Revision history

Date	Revision	Changes
21-Jun-2004	3	New datasheet according to PCN DSG/CT/2C13 marking:D40NF3LL@
11-Jul-2006	4	New template, no content change
20-Feb-2007	5	Typo mistake on page 1



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com