

# STD95NH02L

# N-CHANNEL 24V - 0.0039Ω - 80A DPAK ULTRA LOW GATE CHARGE STripFET™ MOSFET

**Table 1: General Features** 

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STD95NH02L	24 V	< 0.005Ω	80(*) A

- TYPICAL R<sub>DS</sub>(on) = 0.0039Ω @ 10 V
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED

### **DESCRIPTION**

The **STD95NH02L** is based on the latest generation of ST's proprietary STripFET™ technology. An innovative layout enables the device to also exhibit extremely low gate charge for the most demanding requirements in high-frequency DC-DC converters. It's therefore ideal for high-density converters in Telecom and Computer applications.

#### **APPLICATIONS**

■ SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY DC/DC CONVERTERS







Figure 2: Internal Schematic Diagram



**Table 2: Order Codes** 

PART NUMBER	MARKING	PACKAGE	PACKAGING
STD95NH02LT4	D95NH02L	DPAK	TAPE & REEL

September 2004 1/11

**Table 3: Absolute Maximum ratings** 

Symbol	Parameter	Value	Unit
V <sub>spike</sub> (1)	Drain-source Voltage Rating	30	V
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	24	V
$V_{DGR}$	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	24	V
V <sub>GS</sub>	Gate- source Voltage	± 20	V
I <sub>D</sub> (*)	Drain Current (continuous) at T <sub>C</sub> = 25°C	80	A
Ι <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	68	А
I <sub>DM</sub> (2)	Drain Current (pulsed)	320	A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	100	W
	Derating Factor	0.67	W/°C
E <sub>AS</sub> (3)	Single Pulse Avalanche Energy	600	mJ
T <sub>stg</sub>	Storage Temperature	55 to 175	°C
Tj	Max. Operating Junction Temperature	-55 to 175	

<sup>(1)</sup> Garanted when external  $R_g = 4.7~\Omega$  and  $t_f < t_f$  max. (2) Pulse width limited by safe operating area. (3) Starting  $T_j = 25^{\circ}\text{C}$ ,  $I_D = 40\text{A}$ ,  $V_{DD} = 22\text{V}$  (\*) Value limited by wires

**Table 4: Thermal Data** 

(*) value limited	by wires	A A The	
Table 4: Th	ermal Data	30 -10	
Rthj-case	Thermal Resistance Junction-case Max	1.5	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	100	°C/W
Tı	Maximum Lead Temperature For Soldering Purpose	275	°C

# **ELECTRICAL CHARACTERISTICS** (T<sub>CASE</sub> =25°C UNLESS OTHERWISE SPECIFIED) Table 5: On/Off

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	24			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			1 10	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20V			±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1			V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 40 A V <sub>GS</sub> = 5 V, I <sub>D</sub> = 40 A		0.0039 0.0055	0.005 0.009	Ω Ω

**477.** 2/11

# **ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Table 6: Dynamic** 

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (4)	Forward Transconductance	V <sub>DS</sub> = 10 V <sub>,</sub> I <sub>D</sub> = 10 A		30		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 15V$ , $f = 1 MHz$ , $V_{GS} = 0$		2070 990 90		pF pF pF
$\begin{array}{c} t_{\text{d(on)}} \\ t_{\text{r}} \\ t_{\text{d(off)}} \\ t_{\text{f}} \end{array}$	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time	$V_{DD} = 12 \text{ V}, I_D = 40 \text{ A},$ $R_{G} = 4.7 \Omega V_{GS} = 10 \text{ V}$ (see Figure 16)		20 110 47 20		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 12 \text{ V}, I_{D} = 80 \text{ A},$ $V_{GS} = 5 \text{ V}$ (see Figure 19)		17 7.6 6.8		nC nC nC
Q <sub>oss</sub> (5)	Output Charge	V <sub>DS</sub> = 19 V, V <sub>GS</sub> = 0 V		22.6		nC
Q <sub>gls</sub> (6)	Third-Quadrant Gate Charge	V <sub>DS</sub> < 0 V, V <sub>GS</sub> = 5 V		15		nC
R <sub>G</sub>	Gate Input Resistance	f = 1 MHz Gate DC Bias = 0 Test Signal Level = 20 mV Open Drain	a R	1.8		Ω
Table 7: So	Table 7: Source Drain Diode					


**Table 7: Source Drain Diode** 

		16 17			
Symbol	Parameter	Test Conditions Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain Current			80	Α
I <sub>SDM</sub>	Source-drain Current (pulsed)			320	Α
V <sub>SD</sub> (4)	Forward On Voltage	I <sub>SD</sub> = 40A, V <sub>GS</sub> = 0		1.3	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I <sub>SD</sub> = 80A, di/dt = 100 A/μs, V <sub>DD</sub> =20 V, T <sub>j</sub> = 150°C (see Figure 16)	42 50.4 2.4		ns nC A

**A**7/.

<sup>(4).</sup> Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
(5). Q<sub>oss</sub> = C<sub>oss</sub>\*Δ V<sub>in</sub>, C<sub>oss</sub> = C<sub>gd</sub>+C<sub>ds</sub>. See Appendix A.
(6). Gate charge for Syncronous Operation.

Figure 3: Safe Operating Area



**Figure 4: Output Characteristics** 




Figure 5: Transconductance




Figure 6: Thermal Impedance




Figure 7: Transfer Characteristics




Figure 8: Static Drain-source On Resistance




Figure 9: Gate Charge vs Gate-source Voltage




Figure 10: Normalized Gate Thereshold Voltage vs Temperature




Figure 11: Dource-Drain Diode Forward Characteristics




Figure 12: Capacitance Variations




Figure 13: Normalized On Resistance vs Temperature





Figure 14: Normalized Breakdown Voltage vs Temperature



**47**/.

**Figure 15: Unclamped Inductive Load Test Circuit** 




Figure 16: Switching Times Test Circuit For Resistive Load

Figure 18: Unclamped Inductive Wafeform




Figure 19: Gate Charge Test Circuit







Figure 17: Test Circuit For Inductive Load Switching and Diode Recovery Times





# **TO-252 (DPAK) MECHANICAL DATA**

DIM.		mm			inch	
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.20		2.40	0.087		0.094
A1	0.90		1.10	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.90	0.025		0.035
B2	5.20		5.40	0.204		0.213
С	0.45		0.60	0.018		0.024
C2	0.48		0.60	0.019		0.024
D	6.00		6.20	0.236		0.244
Е	6.40		6.60	0.252	4	0.260
G	4.40		4.60	0.173	[ ]D	0.181
Н	9.35		10.10	0.368	00	0.398
L2		0.8	36	3	0.031	
L4	0.60		1.00	0.024		0.039
V2	0°	- 41	8°	0°		0°




**\_\_\_\_** 


### **DPAK FOOTPRINT**

# 6.7 1.8 3.0 1.6 2.3 All dimensions are in millimeters

# **TUBE SHIPMENT (no suffix)\***



# TAPE AND REEL SHIPMENT (suffix "T4")\*



<sup>\*</sup> on sales type

# **Appendix A: Buck Converter Power Losses Estimation**

### **DESCRIPTION**


The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is removed to allow for a safer working junction temperature.

### The low side (SW2) device requires:

- Very low RDS(on) to reduce conduction losses
- Small Q<sub>gls</sub> to reduce the gate charge losses
- Small C<sub>oss</sub> to reduce losses due to output capaci tance
- Small Q<sub>rr</sub> to reduce losses on SW1 during its
- The C<sub>gd</sub>/C<sub>gs</sub> ratio lower than V<sub>th</sub>/V<sub>GG</sub> ratio especially with low drain to source voltage to avoid the cross conduction phenomenon

### The high side (SW1) device requires:

- Small  $R_{\rm g}$  and  $L_{\rm s}$  to allow higher gate current peak and to limit the voltage feedback on the gate
- Small  $\mathbf{Q}_{\mathbf{g}}$  to have a faster commutation and to reduce gate charge losses
- Low  $R_{DS(on)}$  to reduce the conduction losses



		High Side Switch (SW1)	Low Side Switch (SW2)		
Pconduction		$R_{ extsf{DS(on)} ext{SW}^1} \!$	$R_{DS(on)SW2} * I_L^2 * (1-\delta)$		
Pswitchi	CO	$V_{\rm in} * (Q_{\rm gsth(SWI)} + Q_{\rm gd(SWI)}) * f * \frac{I_L}{I_g}$	Zero Voltage Switching		
P <sub>diode</sub>	Recovery	Not Applicable	${}^{1}V_{in} * Q_{rr(SW2)} * f$		
	Conduction	Not Applicable	$V_{f(SW2)}*I_L*t_{deadtime}*f$		
Pgate(Q	)	$Q_{g(SW1)}^{}*V_{gg}^{}*f$	$Q_{\rm gls(SW2)}{}^*V_{\rm gg}{}^*f$		
Poss		$\frac{V_{in}*Q_{oss(SW1)}*f}{2}$	$\frac{V_{in} *Q_{oss(SW2)}*f}{2}$		

Parameter	Meaning	
δ	Duty-Cycle Duty-Cycle	
Q <sub>gsth</sub>	Post Threshold Gate Charge	
Q <sub>gls</sub>	Third Quadrant Gate Charge	
Pconduction	On State Losses	
Pswitching	On-off Transition Losses	
Pdiode	Conduction and Reverse Recovery Diode Losses	
Pdiode	Gate Drive Losses	
P <sub>Qoss</sub>	Output Capacitance Losses	

**Table 8: Revision History** 

Date	Revision	Description of Changes
27-Aug-2004	1	First Release.
10-Sep-2004	2	Values changed in table 7





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners

© 2004 STMicroelectronics - All Rights Reserved

### STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America