

N-CHANNEL 30V - 0.0075 Ω - 60A DPAK/IPAK STripFET™ III POWER MOSFET

ТҮРЕ	V _{DSS}	R _{DS(on)}	ID
STD60NH03L	30 V	< 0.009 Ω	60 A


- TYPICAL R_{DS}(on) = 0.0075 Ω @ 10 V
- TYPICAL R_{DS}(on) = 0.009 Ω @ 5 V
- RDS(ON) * Qg INDUSTRY'S BENCHMARK
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED
- LOW THRESHOLD DEVICE
- THROUGH-HOLE IPAK (TO-251) POWER PACKAGE IN TUBE (SUFFIX "-1")
- SURFACE-MOUNTING DPAK (TO-252) POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")

DESCRIPTION


The STD60NH03L utilizes the latest advanced design rules of ST's proprietary STripFET^M technology. This is suitable fot the most demanding DC-DC converter application where high efficiency is to be achieved.

APPLICATIONS

 SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY DC/DC CONVERTES



INTERNAL SCHEMATIC DIAGRAM



Ordering Information

0			
SALES TYPE	MARKING	PACKAGE	PACKAGING
STD60NH03LT4	D60NH03L	TO-252	TAPE & REEL
STD60NH03L-1	D60NH03L	TO-251	TUBE

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	30	V
V _{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	30	V
V _{GS}	Gate- source Voltage	± 20	V
ID	Drain Current (continuous) at $T_C = 25^{\circ}C$	60	A
I _D	Drain Current (continuous) at $T_C = 100^{\circ}C$	43	A
I _{DM} (1)	Drain Current (pulsed)	240	A
P _{tot}	Total Dissipation at $T_{C} = 25^{\circ}C$	70	W
	Derating Factor	0.47	W/°C
E _{AS} (2)	Single Pulse Avalanche Energy	300	mJ
T _{stg}	Storage Temperature	-55 to 175	°C
Tj	Max. Operating Junction Temperature	-55 10 175	

THERMAL DATA

Rthj-case Rthj-ambThermal Resistance Junction-case Thermal Resistance Junction-ambient Thermal Resistance Junction-pcb(#) Maximum Lead Temperature For Soldering Purpose	Max Max Max	2.14 100 43 275	°C/W °C/W °C/W °C
--	-------------------	--------------------------	----------------------------

(#) When Mounted on 1 inch² FR-4 board, 2 oz of Cu.

ELECTRICAL CHARACTERISTICS (T_{CASE} = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _(BR) DSS	Drain-source Breakdown Voltage	$I_{D} = 250 \ \mu A, \ V_{GS} = 0$	30			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating T _C = 125°C			1 10	μΑ μΑ
IGSS	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±100	nA

ON (4)

Symbol	Parameter	Test Conditions			Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$	I _D = 250 μA	1			V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V V _{GS} = 5 V	I _D = 30 A I _D = 30 A		0.0075 0.009	0.009 0.017	Ω Ω
DYNAMIC							

- 8-

DYNAMIC

Symbol	Parameter	ameter Test Conditions		arameter Test Conditions Mir		Тур.	Max.	Unit
g _{fs} ⁽⁴⁾	Forward Transconductance	V _{DS} = 15 V I _D = 18 A		25		S		
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 10V f = 1 MHz V_{GS} = 0$		2200 380 49		pF pF pF		
R _G	Gate Input Resistance	f = 1 MHz Gate DC Bias = 0 Test Signal Level = 20 mV Open Drain		1.5		Ω		

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	DI Parameter Test Conditions		Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time			21 95		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 15 V I _D = 60 A V _{GS} = 5 V		15.7 8.3 3.4	21	nC nC nC
Q _{gls} (4)	Third-quadrant Gate Charge	V _{DS} < 0 V V _{GS} = 10 V		15		nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)} t _f	Turn-off Delay Time Fall Time		4	19 15		ns ns
SOURCE D	RAIN DIODE	7. 4	AT THE			


SOURCE DRAIN DIODE

		SE ST				-
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM}	Source-drain Current Source-drain Current (pulsed)	Con			60 240	A A
V _{SD}	Forward On Voltage	I _{SD} = 30 A V _{GS} = 0			1.4	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$\label{eq:sdef} \begin{array}{llllllllllllllllllllllllllllllllllll$		32 51 3.2		ns nC A


⁽¹⁾ Pulse width limited by safe operating area (²) Starting $T_j = 25 \text{ °C}$, $I_D = 30\text{ A}$, $V_{DD} = 20\text{ V}$

⁽³⁾ Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
⁽⁴⁾ Gate charge for synchronous operation See Appendix A


Safe Operating Area




Thermal Impedance









<u>4/12</u>



Normalized Gate Threshold Voltage vs Temperature







0.4

0

20

40

60

80

lsd(A)

Fig. 1: Unclamped Inductive Load Test Circuit






Fig. 3: Switching Times Test Circuits For Resistive Load










Fig. 2: Unclamped Inductive Waveform









DIM.		mm			inch			
Dini.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
А	2.2		2.4	0.086		0.094		
A1	0.9		1.1	0.035		0.043		
A3	0.7		1.3	0.027		0.051		
В	0.64		0.9	0.025		0.031		
B2	5.2		5.4	0.204		0.212		
B3			0.85			0.033		
B5		0.3			0.012			
B6			0.95			0.037		
С	0.45		0.6	0.017		0.023		
C2	0.48		0.6	0.019		0.023		
D	6		6.2	0.236	5	0.244		
Е	6.4		6.6	0.252	•	0.260		
G	4.4		4.6	0.173		0.181		
Н	15.9		16 .3	0.626		0.641		
L	9		9.4	0.354		0.370		
L1	0.8		1.2	0.031		0.047		


TO-251 (IPAK) MECHANICAL DATA




DIM.		mm			inch	
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.9	0.025		0.035
B2	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
E	6.4		6.6	0.252	•	0.260
G	4.4		4.6	0.173		0.181
н	9.35		10.1	0.368		0.397
L2		0.8			0.031	












APPENDIX A Buck Converter: Power Losses Estimation



The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is conved to allow for a safer working junction temperature.

The low side (SW2) device requires:

- Very low R_{DS(on)} to reduce conduction losses
- Small Q_{gls} to reduce the gate charge losses
- Small C_{oss} to reduce losses due to output capacitance
- Small Q_{rr} to reduce losses on SW₁ during its turn-on
- The C_{gd}/C_{gs} ratio lower than V_{th}/V_{gg} ratio especially with low drain to source voltage to avoid the cross conduction phenomenon;

The high side (SW1) device requires:

- Small R_g and L_s to allow higher gate current peak and to limit the voltage feedback on the gate

Á7/

- Small Qg to have a faster commutation and to reduce gate charge losses
- $\bullet \qquad \text{Low } R_{DS(on)} \text{ to reduce the conduction losses.}$

		High Side Switch (SW1)	Low Side Switch (SW2)
Pconduction		$R_{\rm DS(on)SW1}*I_L^2*d$	$R_{DS(on)SW2} * I_L^2 * (1-d)$
Pswitching		$V_{in} * (Q_{gsth(SW1)} + Q_{gd(SW1)}) * f * \frac{I_L}{I_g}$	Zero Voltage Switching
P _{diode}	Recovery	Not Applicable	$^{1}V_{in} * Q_{rr(SW2)} * f$
	Conduction	Not Applicable	$V_{f(SW2)} * I_L * t_{deadtime} * f$
$P_{gate(Q_G)}$		$Q_{g(SW1)} * V_{gg} * f$	$Q_{gls(SW2)} * V_{gg} * f$
P _{Qoss}		$\frac{V_{in} * Q_{oss(SW1)} * f}{2}$	$\frac{\mathbf{V}_{in}^* \mathbf{Q}_{oss(SW2)}^* \mathbf{f}}{2}$
		ON	

Parameter	Meaning		
d	Duty-cycle		
Qgsth	Post threshold gate charge		
Q _{gls}	Third quadrant gate charge		
Pconduction	On state losses		
Pswitching	On-off transition losses		
Pdiode	Conduction and reverse recovery diode losses		
Pgate	Gate drive losses		
PQoss	Output capacitance losses		

¹ Dissipated by SW1 during turn-on



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners. (8) 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com

<u>ل</u>رکا