

2 Pair/1 Pair ETSI Compatible **HDSL Analog Front End**

Preliminary Technical Data

AD5011

FEATURES

Integrated front End for Single Pair or Two Pair HDSL **Systems**

Meets ETSI Specifications

Supports 1168 kbps and 2.32 Mbps

Programmable Filtering Supports Adaptive HDSL

Transmit and Receive Signal Path Functions


Receive Hybrid Amplifier, PGA, ADC and Adaptable

Transmit DAC, Adaptable Filter and Differential Outputs

Normal Loopback Serial Interface to Digital Transceivers Single 3 V Power Supply

GENERAL DESCRIPTION

The AD5011 is an analog front end for two pair or single pair HDSL applications that use 1168 kbps or 2.32 Mbps data rates. The device integrates all the transmit and receive functional blocks. A standard serial interface is used to communicate with the DAC and ADC. The filters in both the transmit and receive paths are programmable which allows adaptive HDSL to be performed also. The part is available in a 48-pin LQFP package and is specified for a temperature range of -40 $^{\circ}$ C to +85 $^{\circ}$ C.



REV PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 Fax: 781/326-8703

World Wide Web Site: hppt://www.analog.com

 $\begin{array}{ll} \textbf{AD5011-SPECIFICATIONS}^{1} & \text{($V_{DD}=+3.15$ V to $+3.45$ V; AGND = DGND = 0$ V; $T_{A}=T_{MIN}$ to T_{MAX} unless otherwise noted)} \\ \end{array}$

Parameter	Min	AD5011B Typ Max	Units	Test Conditions/Comments
TRANSMITCHANNEL Signal to Noise ² Total Harmonic Distortion ²	68 66	71 71	dB dB	$F_{OUT} = 73 \text{ kHz}$ $F_{OUT} = 73 \text{ kHz}$
TRANSMIT DAC Resolution Clock Frequency Coding Output Update Rate ³ Output Voltage		14 18.688 2s Complement 1168	Bits MHz kHz Vpp Diff	
TRANSMIT FILTER Cutoff Frequency ⁴ Corner Frequency Accuracy Adjacent Corner Step		$49 - 120.8$ $108 - 265$ $235 - 580$ ± 5 ± 40	kHz kHz kHz %	Bottom Range (8 kHz steps) Mid Range (18 kHz steps) Top Range (40.5 kHz steps)
LINE DRIVER ⁵ VCM Common Mode Voltage Error Output Power Output Voltage Channel Gain Accuracy		1.5 ±100 13.5 4 2 ±1	V mV dBm Vpp Diff Vpp Diff dB	Tx-GAIN = 0 Tx-GAIN = 1
RECEIVE CHANNEL Signal to (Noise + Distortion) ⁶ Total Harmonic Distortion	66 68	68 71	dB dB	$F_{IN} = 73 \text{ kHz}$ $F_{IN} = 73 \text{ kHz}$
HYBRID INTERFACE Input Voltage Range Common Mode Input Voltage Input Impedance Input Offset Voltage		5 1.5 10 80	Vpp Diff V k w mV	PGA = 0 dB $PGA = 0 dB$
PROGRAMMABLE GAIN AMPLIFIER ⁷ Overall Gain Accuracy Gain Step Gain Step Accuracy		±1 3 ±0.25	dB dB dB	For all Gain Settings from -6 dB to +9 dB
RECEIVE FILTER Cutoff Frequency ⁴ Accuracy Adjacent Corner Step Output Load Capacitance Output Load Resistance		49 - 120.8 108 - 265 235 - 580 ±5 ±10 ±40 20 TBD	kHz kHz kHz % % nom pF	Bottom Range (8 kHz steps) Mid Range (18 kHz steps) Top Range (40.5 kHz steps)
RECEIVE ADC Resolution Coding Sample Rate		12 2s Complement 2.32	Bits MHz	
$\begin{aligned} &LOGIC \ INPUTS \\ &Input \ Logic \ High, \ V_{INH}{}^{8} \\ &Input \ Logic \ Low, \ V_{INL} \\ &I_{IN}, \ Input \ Current \\ &C_{IN}, \ Input \ Capacitance \end{aligned}$	2	$\begin{array}{c} 3 \\ 0 \\ & \begin{array}{c} 0.2 \\ \pm 10 \\ 10 \end{array}$	V V mA pF	$V_{IN} = 0 V \text{ to DVDD}$

AD5011

Parameter	AD73 Min	46B Тур	Max	Units	Test Conditions/Comments
$\begin{array}{c} \overline{\text{LOGIC OUTPUTS}} \\ \text{Output Logic High, V}_{\text{OH}}^9 \\ \text{Output Logic Low, V}_{\text{OL}} \end{array}$	VDD -	0.3	0.3	V V	$\begin{split} I_{\rm OUT} = 200\text{mA} \\ I_{\rm OUT} = 200\text{mA} \end{split}$
POWER SUPPLIES AVDD, DVDD IDD	3.15	3.3	3.45	V	
Normal Mode (excluding Driver) Line Driver		32 75		mA mA	33 w Differential Load

 $^{^{1}}$ Operating temperature range is as follows: B Version: -40° C to $+85^{\circ}$ C.

Specifications subject to change without notice.



REV PrA -3-

²The complete transmit path spectrum and pulse shape comply with ETSI requirements. SNR and THD are measured within a 547 kHz bandwidth. Noise and Spurious tones beyong 540 kHz are therefore excluded.

³The transmit DAC maximum update rate is half the maximum output data rate i.e. 1168 kHz. The maximum transmit clock is 16 x 1168 = 18.688 MHz.

⁴There are three ranges (bottom range, mid range, top range), each range being divided into eight steps. The transmit filter corner frequency can be set independently from the receive filter corner frequency. the filter tuning circuit requires a continuous 16.384 MHz clock applied to the Fclk pin.

⁵Transformer turns ratio = 1:2:3 at 50 kHz when loaded by ETSI (RTR/TM3036) HDSL test loops.

 $^{^6}$ With 547 kHz filter snd 0 dB PGA gain selected.

⁷The PGA gain is set by setting the PGA-GC bits in the control register.


⁸The input switching threshold voltage is approximately 1.2 V to allow interfacing to 2.5 V and 3.3 V logic.
⁹The output level is determined by the voltage on the logic supply pin V_{DRIVE}.

AD5011

TIMING CHARACTERISTICS ($V_{DD} = +2.7 \text{ V to } +5.5 \text{ V}$; AGND = DGND = 0 V, unless otherwise noted)

	Limit at				
	T_{MIN} to T_{MAX}				
Parameter	(B Version)	Units	Test Conditions/Comments		
	· · · · · · · · · · · · · · · · · · ·	Cints	Test Conditions, Comments		
	<= 1160kHz				
t_1	$1.5*t_3$	ns min	ADCCLK Rising Edge to SCLK Rising Edge Delay		
	2*t ₃	ns typ			
t_2	$2.5*t_3$	ns min	SCLK Rising Edge to ADCCLK Falling Edge Delay		
4	$3*t_3$ 26.939	ns typ	SCLK Period (1/32*ADCCLK Period)		
t ₃	5	ns min ns min	Data Setup Time Before SCLK Falling Edge		
t ₄	10	ns min	Data Hold Time After SCLK Falling Edge		
$\frac{t_5}{}$		115 111111	Data Hold Time After SCER Failing Edge		
1160 kHz	< ADCCLK <= 2320 kHz				
t_6	20	ns min	ADCCLK Rising Edge to SCLK Rising Edge Delay		
	1*t ₈	ns typ			
t_7	1.5*t8	ns min	SCLK Rising Edge to ADCCLK Falling Edge Delay		
	2*t ₈	ns typ			
t ₈	26.939	ns min	SCLK Period (1/16*ADCCLK Period)		
t ₉	5	ns min	Data Setup Time Before SCLK Falling Edge		
$\frac{t_{10}}{}$	10	ns min	Data Hold Time After SCLK Falling Edge		
TRANSMI	T DAC		A 19 C		
t ₁₁	53.5	ns min	TxCLK Period (1/18.688 MHz)		
t_{12}	12	ns min	Data Setup Time Before TxCLK Rising Edge		
t ₁₃	10	ns min	Data Hold Time After TxCLK Rising Edge		
t ₁₄	t ₁₁	ns min	TxSYNC Low Time		
t ₁₅	3	ns min	TxCLK Rising Edge to TxSYNC Falling Edge Delay		
		t11/2	ns max		
CONTRO	L REGISTER				
t ₁₆	50	ns min	SPICLK Period		
10	76	ns typ			
t ₁₇	15	ns min	TFS Setup Time Before SPICLK Falling Edge		
	t ₁₆ - 15	ns max			
t ₁₈	15	ns min	TFS Hold Time After SPICLK Falling Edge		
	t ₁₆ - 15	ns max			
t_{19}	t_{16}	ns typ	TFS High Time		
t_{20}	7	ns min	DT Setup Time Before SPICLK Falling Edge		
t_{21}	10	ns min	DT Hold Time After SPICLK Falling Edge		
t_{22}	7	ns min	DR Setup Time Before SPICLK Falling Edge $(R/\overline{W} = 1)$		
t ₂₃	10	ns min	DR Hold Time After SPICLK Falling Edge $(R/\overline{W} = 1)$		


 $Guaranteed\ by\ design\ but\ not\ production\ tested.$



SCLK activity and serial output data activity does not coincide with the sesitive ADCCLK clock edges


Figure 1. ADC Timing (ADCCLK <= 1160 kHz)

-4- REV PrA




SCLK activity and serial output data activity does not coincide with the sesitive ADCCLK clock edges

Figure 2. ADC Timing (1160 kHz < ADCCLK <= 2320 kHz)



The rising edge of TxSYNC can occur anywhere as long at the TxSYNC low time exceeds one TxCLK period. The TxSYNC falling edge must occur after the TxCLK rising edge which captures the LSB of the previous word. This ensures correct loading into the DAC. The first 14 bits are loaded into the DAC, the 2 LSBs being don't cares.

Figure 3. DAC Timing



If $R/\overline{\underline{W}} = 1$, the selected register's contents will be output on DR. If $R/\overline{\underline{W}} = 0$, no data will be output on DR. The SEL bits identify which of the four register banks is being written to. The 12 LSBs contain the word. When the AD5011 is reset using RESETB, the registers are reset to zero.

Figure 4. Control Interface

REV PrA _5_

AD5011

PINDESCRIPTION

Mnemonic	Function
POWER SUPPLY	I
VDRIVE	Digital output drive level.
AGND	Analog power supply.
AGND	Analog Ground.
DVDD	Positive power supply for the digital section.
DGND	Digital Ground.
TRANSMIT CHA	NNEL
TxDATA	Transmit data input.
TxSYNC	Transmit data frame synchronization, logic input.
TxCLK	Transmit serial clock, logic input.
TxDECOUP	Transmit DAC reference decoupling pin. The reference which supplies the DAC needs some external decoupling.
DRV-OUTP	Differential line driver positive output.
DRV-OUTN	Differential line driver negative output.
EXTERNAL INTI	ERFACE Serial interface clock, logic input. Serial Interface frame synchronisation, logic input. Serial interface data input. Serial interface data output. Master Reset. This is an active low logic input.
SPICLK	Serial interface clock, logic input.
TFS	Serial Interface frame synchronisation, logic input.
DT	Serial interface data input.
DR	Serial interface data output.
RESETB	Master Reset. This is an active low logic input.
PWRDWNB	Master powerdown. When PWRDWNB is taken low, the complete AD5011 device is placed in a sleep mode.
FCLK	Filter tuning clock. The clock for the filter tuning circuit in both the transmit and receive paths is supplied to FCLK. A 16.384 MHz should be connected to this pin to obtain the specified frequencies.
TEST	Test Mode. When TEST is tied to DVDD, the AD5011 is placed in a test mode. For normal operation, this pin should be tied to DGND.
RECEIVE CHAN	1
HYBIN-2B	Hybrid non-inverting input.
HYBIN-2A	Hybrid inverting input.
HYBIN-1B	Hybrid inverting input.
HYBIN-1A	Hybrid non-inverting input.
FILTOUTP	Positive differential output of the antialiasing filter.
FILTOUTN	Negative differential output of the antialiasing filter.
ADCINP	Positive differential input to the ADC.
ADCINN	Negative differential input to the ADC.
CAP-T	Receive ADC reference decoupling pin. The reference which supplies the ADC needs some external decoupling.
CAP-B	Receive ADC reference decoupling pin. The reference which supplies the ADC needs some external decoupling.
VREF	Voltage Reference. The external reference is applied to this pin.
REF-COM	Reference common.
COM-LVL	Common mode level.
ADCCLK	ADC Sample clock, logic input. This clock also operates as the frame synchronization.
SCLK	ADC serial interface clock, logic input.
SDO	ADC serial data out.

-6- REV PrA

AD5011

Table 1. Control Register

Serial Register	SEL[2:0]=000 Control Reg	SEL[2:0]=001 Tx Prog Filt Reg	SEL[2:0]=010 Rx Prog Filt Reg	SEL[2:0]=011 Test Purposes Only
D[15]	$R/\overline{W} = 0$	$R/\overline{W} = 0$	$R/\overline{W} = 0$	$R/\overline{W} = 0$
D[14]	$\overline{SEL}[2] = 0$	$\overline{SEL}[2] = 0$	$\overline{SEL}[2] = 0$	$\overline{SEL}[2] = 0$
D[13]	SEL[1] = 0	SEL[1] = 0	SEL[1] = 1	SEL[1] = 1
D[12]	SEL[0] = 0	SEL[0] = 1	SEL[0] = 0	SEL[0] = 1
D[11]	$\overline{P}\overline{W}\overline{D}\overline{N}-\overline{T}\overline{x}$	WRBOTH	WRBOTH	Reserved
D[10]	$\overline{PWDN}-\overline{Rx}$	TPFD[10]	RPFD[10]	Reserved
D[9]	LOOPBACK	TPFD[9]	RPFD[9]	Reserved
D[8]	AA-BUF-BP	TFPD[8]	RPFD[8]	Reserved
D[7]	AA-FLTR-BP	TFPD[7]	RFPD[7]	Reserved
D[6]	Tx-GAIN-SEL	TFPD[6]	RFPD[6]	Reserved
D[5]	Tx-DACOUT	TFPD[5]	RFPD[5]	Reserved
D[4]	Tx-LPF-BP	TFPD[4]	RFPD[4]	Reserved
D[3]	Tx-DRVR-BP	TFPD[3]	RFPD[3]	Reserved
D[2]	PGA-GC2	TFPD[2]	RFPD[2]	Reserved
D[1]	PGA-GC1	TFPD[1]	RFPD[1]	Reserved
D[0]	PGA-GC0	TFPD[0]	RFPD[0]	Reserved

[ט]ע	PGA-GC0		KFPD[U]	Reserved		
	Control Register Functions					
Mnemonic	Function		COL			
$R/\overline{\underline{W}}$	Serial data will	subsequently be out		2:0] is loaded into the output shift register. If R/\overline{W} is low, the serial input data located ed by SEL[2:0].		
\overline{PWDN} - \overline{Tx}			transmit channel is p channel is powered de	owered down. The line driver output is own.		
$\overline{P}\overline{W}\overline{D}\overline{N}$ - $\overline{R}\overline{x}$	When this bit	is low, the entire rec	eive channel is powere	ed down.		
LOOPBACK	When this bit	When this bit is high, analog loopback is selected.				
AA-BUF-BP	When this bit	When this bit equals 1, the ADC buffer is bypassed.				
AA-FLTR-BP	When this bit	equals 1, the receive	filter is bypassed.			
Tx-GAIN-SEL	When Tx-GAI	N-SEL equals 1, the	output of the transmi	t filter is attenuated by 6 dB.		
WRBOTH	TPFD and RF filter register if 010. If WRB6	FD respectively. TF SEL[2:0] = 010. D DTH equals 1 during	PFD data is loaded fro RPFD data is written	quencies are addressed by the 11-bits words om the serial input register to the transmit to the receive filter register if SEL[2:0] = conditions, the word in the serial input ers.		

$Configuring \, the \, Transmit \, Channel$

Tx-DACOUT	Tx-FILT-BP	Tx-DRVR-BP	Configuration
0	0	0	Default. All Components in the Tx channel are used.
1	0	0	The DAC output is seen at the line driver output pins. The line driver
			amplifier output is in a high impedance state.
0	1	0	The Tx filter is bypassed. The DACOUT is fed to the PGA. The
			filter amplifier output is in a high impedance state.
0	0	1	The filter output is seen at the line driver output pins. The line driver
			amplifier output is in a high impedance state.

REV PrA -7-

AD5011

Programmable Gain Amplifier Gain Settings (Receive Signal)

GGA-GC2	PGA-GC1	PGA-GC0	Gain (dB)
0	0	0	-6
0	0	1	-3
0	1	0	0
0	1	1	3
1	0	0	6
1	0	1	9
1	1	0	9
1	1	1	9

Transmit and Receive Filter Corner Frequency (kHz)

TPFD [7:0]	TPFD[8]	TPFD[9]	TPFD[10]
RPFD[0:7]	RPFD[8]	RPFD[9]	RPFD[10]
TBD	49	108	235
TBD	52	114	250
TBD	59.8	131	287
TBD	67.5	148	324
TBD	75.3	165	361
TBD	83	182	399
TBD	90.8	199	436
TBD	98.5	216	473
TBD	106.3	233	510
TBD	114	250	547
TBD	120.8	265	580