

Compact, 1.5 A Linear Charger for Single-Cell Li+ Battery

ADP2291

FEATURES

Simple, safe linear charger for single cell lithium battery 4.5 V to 12 V input voltage range Adjustable charging current up to 1.5 A Low cost PNP external pass element Automatic reverse isolation with no external blocking diode Output overshoot protection Deep discharge precharge mode Thermal shutdown Automatic recharge Programmable termination timer LED charging status indicator 4.2 V output voltage with ±1% accuracy over line and temperature 1 µA shutdown supply current Small, 8-pin MSOP and 3 × 3 mm LFCSP packages

APPLICATIONS

Wireless handsets Smart handhelds and PDAs Digital cameras Single cell lithium ion-powered systems Cradle chargers

GENERAL DESCRIPTION

The ADP2291 is a constant-current/constant-voltage linear charger for a single cell lithium ion battery, requiring just a few components to provide a simple and safe charging system that operates from a wide 4.5 V to 12 V input voltage range. It features an internally controlled, multistep charging cycle that improves battery life.

An external, low cost, PNP provides the charging current to the battery and an external resistor sets the maximum charge current.A small external capacitor programs the maximum charge time. The controller includes an LED driver to indicate the battery charging status.

Safety features include charging stop mode for battery faults, output overshoot protection, and thermal shutdown. The ADP2291 also features automatic reverse isolation, which does not require an additional blocking diode.

The multistep charge cycle optimizes the battery charging time in a safe manner. It features a trickle charge mode for a deeply discharged cell and a fast charging mode with a maximum current of 1.5 A. The ADP2291 controls the end of charge with a 4.2 V output voltage that is 1% accurate over line and temperature. It automatically recharges the battery if the cell voltage drops.When the input supply is removed, the part enters a low current state and reduces the current drawn from the battery to below 1 µA.

The ADP2291 is available in both a small, 8-pin MSOP package and a 3×3 mm LFCSP package that is ideally suited for small, portable applications.

TYPICAL OPERATING CIRCUIT

Figure 1. Basic Circuit Configuration

Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 <www.analog.com> Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

REVISION HISTORY

10/04-Initial Version: Revision 0

SPECIFICATIONS

 $V_{\rm IN}$ = 5.5 V, V_{BAT} = 4.2 V, R_{ADJ} open, T_A = –40°C to +85°C, typical values are at 25°C unless otherwise noted.^{[1](#page-3-0)}

Table 1. Electrical Characteristics

 \overline{a}

¹ All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC). Typical values are at T_A = 25° C.
² Guaranteed by design, not tested in production.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition s above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified all other voltages referenced to GND.

 1 Pulling current from the DRV pin by driving it below ground, while V $_{\text{IN}}$ is applied, may cause permanent damage to the device.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

 \overline{a}

PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS

Figure 2. 8-Lead MSOP

Figure 3. 8-Lead LFCSP

Table 3. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4. Battery Voltage vs. Input Voltage

Figure 5. Battery Voltage vs. Temperature

Figure 6. Battery Voltage vs. Charge Current, $RS = 200$ mΩ, $V_{ADJ} = 3$ V

Figure 7. Charge Current vs. Battery Voltage, $RS = 200$ mΩ, $V_{ADJ} = 3$ V

Figure 8. Battery Reverse Current vs. Temperature V_{IN} = float, V_{BAT} = 4.2 V

Figure 9. Restart Threshold

Figure 12. Precharge VRS VS. RADJ

Figure 15. Fast Charge VRS vs. RADJ

THEORY OF OPERATION

The ADP2291 is intended to charge a single cell, lithium battery from a supply voltage or wall adapter providing 4.5 V to 12 V. The charge controller adjusts the base current of an external PNP transistor to optimize current and voltage applied to the battery during charging. A low value resistor placed in series with the battery charging current provides current measurement for the ADP2291.

To assure safety and long battery lifetime, the ADP2291 charges the battery using a simple step-by-step cycle, as shown in the state diagram of [Figure 26.](#page-14-0) The normal charge cycle begins by measuring the battery voltage to determine charge level. If the battery is deeply discharged, then low current precharge is initiated. Once precharge is complete, normal fast charge at the maximum current (denoted as I_{MAX}) begins. This maximum current can be adjusted by varying the sense resistor value or by varying the voltage at the adjust pin. As the battery approaches full capacity, the charging current is reduced until the end-ofcharge condition is reached. Batteries that are not deeply discharged skip the precharge mode and immediately begin fast charging. Each of these modes and associated fault conditions are discussed in detail.

PRECHARGE MODE

For deeply-discharged cells, the ADP2291 charges at a reduced rate when the battery voltage $V_{BAT} < 2.8$ V. This reduced rate is $I_{MAX}/10$ when the ADJ pin voltage is 3 V, and $I_{MAX}/5$ when the ADJ pin voltage is 1.5 V. For ADJ pin voltages in between, the charge current can be interpolated. If the battery voltage does not increase past 2.8 V before the precharge timer elapses (typically 30 minutes), a battery fault is assumed and the ADP2291 shuts down and does not restart until the input voltage is cycled OFF and then back ON. Note that in this mode shutdown commands are ignored.

END-OF-CHARGE MODE

Once the voltage loop reduces the charge current to 1/10 of its nominal value, I_{MAX} (irrespective of the ADJ voltage), the ADP2291 detects the end-of-charge (EOC) state and the charge status indicator becomes high-impedance.

Low level charging continues until the timer terminates the charge (nominally 30 minutes).

SHUTDOWN MODE

When the ADJ input is pulled below 0.4 V, the ADP2291 is put into shutdown mode. When in this mode, the charger is disabled, the current drawn from the battery falls to less than 1 µA and the current drawn from IN falls to 0.7 mA.

When the charger is re-enabled, the charger returns to the START state but quickly sequences through the states until the proper charge mode is reached.

CHARGE RESTART

Once charge is complete in end-of-charge or timeout modes, the ADP2291 continually monitors the cell voltage and charge current. When the cell voltage falls by 100 mV or the charge current increases beyond the EOC hysteresis, the ADP2291 initiates another charge cycle to keep the cell fully charged. See the state diagram in [Figure 26.](#page-14-0)

PROGRAMMABLE TIMER

The on-chip timer, controlled by an external capacitor CTIMER, determines the timeout intervals of the various charger modes. For example, a CTIMER value of 0.1 µF results in a precharge timeout interval of 30 minutes, a fast charge timeout of 3 hours, and an end-of-charge timeout of 30 minutes. The ratio between precharge and end-of-charge to fast charge time-out is always 1/6. All these time intervals are proportional to the CTIMER capacitor value, allowing them to be adjusted over a wide range. Connecting the TIMER pin to ground disables the timer.

CHARGE STATUS INDICATOR

The ADP2291 contains a charge status output, \overline{CHG} , that sinks current when the ADP2291 is charging the battery. This output can be used as a visual signal by connecting it to an LED, or it may be used to generate a logic-level charge status signal by connecting a resistor between CHG and logic high.

AUTOMATIC REVERSE ISOLATION

When the voltage on the BAT pin is higher than the voltage on IN, the ADP2291 automatically connects the base of the pass device to BAT. This removes the necessity of having an external diode between the pass device and battery, further reducing the charger's footprint and component count.

OVERSHOOT PROTECTION

In the event of a battery disconnect during charging, a voltage overshoot condition on BAT could occur. The ADP2291 includes an overshoot protection circuit that activates when V_{BAT} rises to 5 V and sinks up to 1.5 A to protect the external components.

POWER SUPPLY CHECKS

To assure proper operation, the ADP2291 checks the absolute voltage level of the input supply and the supply voltage relative to the battery. When the supply IN is below 3.8 V, the chip is internally powered down and does not respond to external control. In this power-down mode, the device draws less than 1 μ A from the battery. The V_{IN} good comparator halts operation if the supply voltage is less than 165 mV above the battery voltage, insuring that charging only occurs if the supply voltage is sufficient.

THERMAL SHUTDOWN

In the event that the ADP2291 junction temperature rises above 135°C, thermal shutdown occurs. Extreme junction temperatures may be the result of excessive current operation and/or high ambient temperatures.A 35°C temperature hysteresis is

included so that the ADP2291 does not return to operation during thermal shutdown until the on-chip temperature drops below 100°C.

APPLICATION INFORMATION **SETTING THE MAXIMUM CHARGE CURRENT**

The maximum charge current is set by choosing the proper current sense resistor, RS, and the voltage on the ADJ input. The charger nominally regulates its output current at the point where the voltage across the current sense resistor $V_{\text{IN}}-V_{\text{CS}}$ (defined as V_{RS}) is 150 mV. This setpoint voltage can be adjusted by pulling down on the ADJ input, which is internally attached through a 100 kΩ pull-up resistor to 3 V. Each volt of pull-down from 3 V will reduce V_{RS} by 67 mV during fast charge. A minimum of 50 mV is reached when a 100 k Ω resistor is attached between ADJ and ground. During slow charge the voltage across the current sense resistor is 15 mV with no connection to ADJ and drops to 10 mV with a 100 kΩ resistor attached to ground. Therefore the maximum charge rate IMAX can be calculated as

$$
I_{MAX} = \frac{V_{RS}(mV)}{R_S(m\Omega)}
$$
\n(1)

where 50 mV \leq V_{RS} \leq 150 mV

After determining suitable values for V_{RS} and R_S , the value of VADJ and RADJ can be calculated as

$$
V_{ADJ} = \frac{V_{RS} (mV) + 50 mV}{66.7 mV} V
$$
\n
$$
R_{ADJ} = 100 k\Omega \times \left(\frac{V_{ADJ}}{3V - V_{ADJ}}\right)
$$
\n(3)

Examples of resistor combinations are shown in [Table 4.](#page-11-1)

Table 4. Examples of Rs and RADJ Selection

SETTING THE MAXIMUM CHARGE TIME

The maximum charge time is intended as a safety mechanism to prevent the charger from trickle charging the cell indefinitely. It does not terminate charging under normal charging conditions, but only when there is a failure to reach end-of-charge.A typical cell charges at a 1 C rate in about 1.5 hours, depending on the cell type, temperature, and manufacturer. Generally, a three hour time limit is sufficient to prevent a normal charge cycle from being interrupted by the charge timer. It is recommended that the cell manufacturer be consulted for timing details.

The maximum charge time is set by selecting the value of the CTIMER capacitor. Calculate the timer capacitance using

$$
CTIMER = t_{CHG}(minutes) \times \frac{1 \,\mu F}{1800 minutes}
$$
 (4)

The precharge and end-of-charge periods are 1/6 the duration of the fast charge time limit. The charge timers are completely disabled by connecting the TIMER pin to ground. If the timers are disabled, the FAULT and TIMEOUT states are never reached, so the timers should only be disabled if charging is monitored and controlled externally.

EXTERNAL CAPACITORS

Use an input supply capacitor (CIN) with a value in the 1 µF to 10 µF range and place it close to the ADP2291. This should provide adequate input bypassing, but the selected capacitor should be checked in the actual application circuit. Check that the input voltage does not droop or overshoot excessively during the start-up transient.

Use a battery output capacitor (COUT) with a value of at least 10 µF. This capacitance provides compensation when no battery load is present. In addition, the battery and interconnections appear inductive at high frequencies and must be accounted for when the charger is operated with a battery load. Therefore, a small amount of output capacitance is necessary to compensate for the inductive nature of the battery and connections. Use a minimum output capacitance value of 1 μ F for applications where the battery cannot be removed.

REVERSE INPUT PROTECTION

The diode, D1, shown in [Figure](#page-13-1) 22 through [Figure 25](#page-13-2) is optional. It is only required if the input adapter voltage can be applied with a reverse polarity.

If the adapter voltage is high enough, a Schottky diode is recommended to minimize the voltage difference from the adapter to the charger input and the power dissipation. Choose a diode with a continuous current rating high enough to handle battery charging current at the maximum ambient temperature. Use a diode whose voltage rating is greater than the maximum adapter voltage.

In cases where the voltage drop across the protection device must be kept low, a P MOSFET is recommended. Connect the MOSFET as shown in [Figure 21.](#page-12-1)

Figure 21. Reverse Input Protection

EXTERNAL PASS TRANSISTOR

Choose the external PNP pass transistor based on the given operating conditions and power handling capabilities. The pass device is determined by the base drive available, the input and output voltage, and the maximum charge current.

Select the pass transistor with a collector-emitter breakdown voltage that exceeds the maximum adapter voltage. A V_{CEO} rating of at least 15 V is recommended.

To provide a charge current of *IMAX* with a minimum base drive of 40 mA requires a PNP beta of at least

$$
\beta_{MIN} = \frac{I_{MAX}}{I_{B}} = \frac{I_{MAX}}{40mA}
$$

Note that the beta of a transistor drops off with collector current. Therefore, make sure the beta at *IMAX* meets the minimum requirement.

For cases where the adapter voltage is low (less than 5.5 V) calculate the saturation voltage using the following equation:

 $V_{CE(SAT)} = V_{ADAPTER(MIN)} - V_{PROTECT} - V_{RS} - V_{BAT}$ (6)

where V_{PROTECT} = the forward drop of the reverse input protection.

The power handling capabilities of the PNP pass transistor is another important parameter. The maximum power dissipation of the pass transistor is estimated using

 P_{DISS} *(W)* = I_{MAX} \times ($V_{ADAPTER(MAX)}$ – $V_{PROTECT}$ – V_{RS} – V_{BAT}) (7)

where $V_{RS} = 150$ mV *at* $V_{ADJ} = 3.0$ V = 50 mV *at VADJ* = 1.5 V

VBAT = 2.8 V, the lowest cell voltage where fast charge can occur

It should be noted that the adapter voltage can be either preregulated or unregulated. In the preregulated case the difference between the maximum and minimum adapter voltage is small. In this case use the maximum regulated adapter voltage to determine the maximum power dissipation. In the unregulated case, the adapter voltage can have a wide range specified. However, the maximum voltage specified is usually with no load applied. Therefore, the worst-case power dissipation calculation often leads to an over-specified pass device. In either case, it is best to determine the load characteristics of the adapter to optimize the charger design.

For example:
\n
$$
V_{ADATTER(MIN)} = 5.0 \text{ V}
$$

\n $V_{ADATTER(MIN)} = 6.0 \text{ V}$
\n $I_{MAX} = 500 \text{ mA}$
\n $V_{PROTECT} = 0.2 \text{ V at } 500 \text{ mA}$
\n $V_{AB} = 3 \text{ V}$
\n $V_{RS} = 150 \text{ mV}$
\n $\beta_{MIN} = \frac{I_{MAX}}{I_B} = \frac{500mA}{40mA} = 12.5$
\n $V_{CE(SAT)} = V_{ADAPTER(MIN)} - V_{PROTECT} - V_{RS} - V_{BAT}$
\n $= 5.0 \text{ V} - 0.2 \text{ V} - 0.15 \text{ V} - 4.2 \text{ V}$
\n $= 0.45 \text{ V}$
\n $P_{DISS} (W) = I_{MAX} \times (V_{ADAPTER(MAX)} - V_{PROTECT} - V_{RS} - V_{BAT})$
\n $= 0.50 \text{ A} \times (6.0 \text{ V} - 0.2 \text{ V} - 0.15 \text{ V} - 2.8 \text{ V})$
\n $= 1.4 \text{ W}$

A guide for selecting the PNP transistor is given in [Table 5.](#page-12-2)

(5)

Table 5. PNP Pass Transistor Selection Guide

TYPICAL APPLICATION CIRCUIT

A typical application circuit is shown in [Figure](#page-13-1) 22. The circuit is capable of a 750 mA charge current for an input voltage of 4.5 V to 6 V. Higher input voltages can be used, but the increased power dissipation of the pass device must be taken into account.

Figure 22. Typical Application Circuit

EOC TERMINATES CHARGING

In some applications, the charger is required to terminate charging when the EOC threshold is reached.Automatic charger restart is not desired.Adding components R1, C1, and Q2 terminates charging when the CHG pin opens and prevents further charging until the adapter is removed and reasserted.

Figure 23. Self-Termination Circuit

SELECTABLE CHARGE CURRENT

In applications where the charge current needs to be selectable, use the circuit shown in [Figure](#page-13-3) 24. This circuit allows a processor to determine if the charge current needs to be reduced due to an input source limitation or a different battery capacity option, or simply to reduce the stress on the pass transistor. R2 and Q2 allow the charge current to be selected between HIGH—750 mA, and LOW—250 mA.

Figure 24. Selectable Charge Current Circuit

THERMAL PROTECTION

In applications where the overall size must be small or the input voltage range is wide, adding thermal regulation is suggested. This allows the charger to monitor the temperature of the pass device and decrease the charge current as the temperature increases. By adding a NTC thermistor to the ADJ pin it is possible to accomplish this; however, care is still required to ensure that the power dissipation of the pass device is not exceeded.

Some suggested NTC thermistor suppliers are listed in [Table 6.](#page-13-4)

Table 6. NTC Thermistor Manufacturers

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

Use the following general guidelines when designing printed circuit boards:

- Keep the output capacitor as close to the BAT and GND pins as possible.
- Keep the input capacitor as close to the IN and GND pins as possible.
- PC board traces with larger cross-sectional areas remove more heat from the pass transistor. For optimum heat transfer, specify thick copper and use wide traces.
- Use additional copper layers or planes to reduce the thermal resistance. When connecting to other layers, use multiple vias if possible.

LFSCP LAYOUT CONSIDERATIONS

The CSP package has an exposed die paddle on the bottom that efficiently conducts heat to the PCB. In order to achieve the optimum performance from the CSP package, give special consideration to the layout of the PCB. Use the following layout guidelines for the CSP package:

- The pad pattern is shown in [Figure 27.](#page-16-0) Follow the pad dimension closely for reliable solder joints while maintaining reasonable clearances to prevent solder bridging.
- The thermal pad of the CSP package provides a low thermal impedance path (approximately 20°C/W) to the PCB. Therefore a properly designed PCB effectively conducts the heat away from the package. This is achieved by adding thermal vias to the PCB that provide a thermal path to the inner or bottom layers. Note that the via diameter is small to prevent the solder from flowing through the via and leaving voids in the thermal pad solder joint.

Note that the thermal pad is attached to the die substrate, so the thermal planes that the vias attach the package to must be electrically isolated or connected to GND.

- The solder mask opening should be about 120 microns (4.7 mils) larger than the pad size, resulting in a minimum of 60 microns (2.4 mils) clearance between the pad and the solder mask.
- The paste mask opening is typically designed to match the pad size used on the peripheral pads of the LFCSP package. This should provide a reliable solder joint as long as the stencil thickness is about 0.125 mm. The paste mask for the thermal pad needs to be designed for the maximum coverage to effectively remove the heat from the package. However, due to the presence of thermal vias and the size of the thermal pad, eliminating voids may not be possible.
- The recommended paste mask stencil thickness is 0.125 mm. Use a laser cut stainless steel stencil with trapezoidal walls.
- Use a no clean, Type 3 solder paste for mounting the LFCSP package. A nitrogen purge during the reflow process is recommended.
	- The package manufacturer recommends that the reflow temperature not exceed 220°C and the time above liquidus is less than 75 seconds. Make sure the preheat ramp is 3°C/second or lower. The actual temperature profile depends on the board's density and should be determined by the assembly house.

Figure 27. 3 mm × 3 mm LFCSP Pad Pattern (Dimensions in mm)

THE RESEARCH

OUTLINE DIMENSIONS

(RM-8) Dimensions Shown in Millimeters

ORDERING GUIDE

 $1 Z = Pb$ -free part.

1

NOTES

NOTES

www.analog.com

© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04873-0-10/04(0)

Rev. 0 | Page 20 of 20