

ICS83054I-01 4-Віт, 2:1,

SINGLE-ENDED MULTIPLEXER

GENERAL DESCRIPTION




The ICS83054I-01 is a 4-bit, 2:1, Single-ended Multiplexer and a member of the HiPerClockS™family of High Performance Clock Solutions from ICS. The ICS83054I-01 has two selectable single-ended clock inputs and four single-ended clock outputs.

The output has a $V_{\rm DDO}$ pin which may be set at 3.3V, 2.5V, or 1.8V, making the device ideal for use in voltage translation applications. An output enable pin places the output in a high impedance state which may be useful for testing or debug. Possible applications include systems with up to four transceivers which need to be independently set for different rates. For example, a board may have four transceivers, each of which need to be independently configured for 1 Gigabit Ethernet or 1 Gigabit Fibre Channel rates. Another possible application may require the ports to be independently set for FEC (Forward Error Correction) or non-FEC rates. The device operates up to 250MHz and is packaged in a 16 TSSOP.


FEATURES

- 4-bit, 2:1 single-ended multiplexer
- Nominal output impedance: $15\Omega (V_{DDO} = 3.3V)$
- Maximum output frequency: 250MHz
- Propagation delay: 2.5ns (typical)
- Input skew: 45ps (typical)
- Part-to-part skew: TBD
- Additive phase jitter, RMS (12KHz 20MHz): 0.07ps (typical)
- Operating supply modes: V_{DD}/V_{DDO} 3.3V/3.3V 3.3V/2.5V
 - 3.3V/1.8V 2.5V/2.5V 2.5V/1.8V
- -40°C to 85°C ambient operating temperature

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS83054I-01

16-LeadTSSOP 4.4mm x 3.0mm x 0.92mm package body G Package Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



ICS83054I-01 4-Bit, 2:1, Single-Ended Multiplexer

TABLE 1. PIN DESCRIPTIONS

| Number | Name | Т | уре | Description |
|-----------------|------------------------------|--------|----------|---|
| 1, 6 11, 16 | SEL3, SEL2, SEL1, SEL0 | Input | Pulldown | Clock select inputs. See Control Input Function Table. LVCMOS / LVTTL interface levels. |
| 2, 5, 9, 12, 15 | Q3, Q2, Q1, Q0 | Output | | Single-ended clock output. LVCMOS/LVTTL interface levels. |
| 3, 14 | $V_{\scriptscriptstyle DDO}$ | Power | | Output supply pins. |
| 4, 13 | GND | Power | | Power supply ground. |
| 7, 10 | CLK1, CLK0 | Input | Pulldown | Single-ended clock inputs. LVCMOS/LVTTL interface levels. |
| 8 | V _{DD} | Power | | Core supply pin. |
| 9 | OE | Input | Pullup | Output enable. When LOW, outputs are in HIGH impedance state. When HIGH, outputs are active. LVCMOS / LVTTL interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

| Table 2. F | PIN CHARACTERISTICS | 3. 40 | a R | | | |
|-----------------------|--|-----------------|---------|---------|---------|-------|
| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| C _{IN} | Input Capacitance | 132 | | 4 | | pF |
| R _{PULLUP} | Input Pullup Resistor | Co | | 51 | | ΚΩ |
| R _{PULLDOWN} | Input Pulldown Resistor | | | 51 | | ΚΩ |
| C _{PD} | Power Dissipation Capacitance (per output) | | | 11 | | pF |
| R _{out} | Output Impedance | | | 15 | | Ω |

TABLE 3. CONTROL INPUT FUNCTION TABLE

| | Control Inputs | | | | Outputs | | | |
|------|----------------|------|------|------|---------|------|------|--|
| SEL3 | SEL2 | SEL1 | SEL0 | Q3 | Q2 | Q1 | Q0 | |
| 0 | 0 | 0 | 0 | CLK0 | CLK0 | CLK0 | CLK0 | |
| 0 | 0 | 0 | 1 | CLK0 | CLK0 | CLK0 | CLK1 | |
| 0 | 0 | 1 | 0 | CLK0 | CLK0 | CLK1 | CLK0 | |
| | | • | | | • | • | | |
| | • | • | | | • | • | | |
| | | • | | | • | • | | |
| 1 | 1 | 0 | 1 | CLK1 | CLK1 | CLK0 | CLK1 | |
| 1 | 1 | 1 | 0 | CLK1 | CLK1 | CLK1 | CLK0 | |
| 1 | 1 | 1 | 1 | CLK1 | CLK1 | CLK1 | CLK1 | |



ICS83054I-01 4-Вгт, 2:1,

SINGLE-ENDED MULTIPLEXER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{nn} 4.6V

Inputs, V_{I} -0.5V to V_{DD} + 0.5 V

Outputs, V_{O} -0.5V to V_{DDO} + 0.5V

Package Thermal Impedance, θ_{JA} 89°C/W (0 Ifpm) Storage Temperature, T_{STG} -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 3.3V \pm 5\%$, or $2.5V \pm 5\%$, or $1.8V \pm 0.2V$, $T_A = -40^{\circ}\text{C}$ to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|---------|---------|---------|-------|
| V _{DD} | Core Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| | | - 44 | 3.135 | 3.3 | 3.465 | V |
| V _{DDO} | Output Supply Voltage | 1 1 | 2.375 | 2.5 | 2.625 | V |
| | | 26 27 | 1.6 | 1.8 | 2.0 | V |
| I _{DD} | Power Supply Current | | | 32 | | mA |
| I _{DDO} | Output Supply Current | | | 4 | | mA |

Table 4B. Power Supply DC Characteristics, $V_{DD} = 2.5V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, or $1.8V \pm 0.2V$, Ta = -40°C to 85° C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|---------|---------|---------|-------|
| V _{DD} | Core Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| \/ | Output Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| V _{DDO} | Output Supply Voltage | | 1.6 | 1.8 | 2.0 | V |
| I _{DD} | Power Supply Current | | | 30 | | mA |
| I _{DDO} | Output Supply Current | | | 4 | | mA |



ICS83054I-01 4-Bit, 2:1,

SINGLE-ENDED MULTIPLEXER

TABLE 4C. LVCMOS/LVTTL DC CHARACTERISTICS, TA = -40°C TO 85°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------------|--------------------|--------------------------|--|-----------------------|---------|-----------------------|-------|
| | | CLK0, CLK1 | $V_{DD} = 3.3V \pm 5\%$ | 2 | | V _{DD} + 0.3 | ٧ |
| \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | Input High Voltage | CLKU, CLKT | $V_{DD} = 2.5V \pm 5\%$ | 1.7 | | V _{DD} + 0.3 | V |
| V _{IH} | Input High Voltage | OE, | $V_{DD} = 3.3V \pm 5\%$ | 2 | | V _{DD} + 0.3 | V |
| | | SEL0:SEL3 | $V_{DD} = 2.5V \pm 5\%$ | 1.7 | | $V_{DD} + 0.3$ | V |
| | | CLK0, CLK1 | $V_{DD} = 3.3V \pm 5\%$ | -0.3 | | 1.3 | V |
| V | Input Low Voltage | CLKO, CLKT | $V_{DD} = 2.5V \pm 5\%$ | -0.3 | | 0.7 | V |
| V _{IL} | Input Low Voltage | OE, | $V_{DD} = 3.3V \pm 5\%$ | -0.3 | | 1.3 | V |
| | | SEL0:SEL3 | $V_{DD} = 2.5V \pm 5\%$ | -0.3 | | 0.7 | V |
| I _{IH} | Input High Current | CLK0, CLK1, SEL0:SEL3 | $V_{DD} = 3.3V \text{ or } 2.5V \pm 5\%$ | | | 150 | μA |
| IH | | OE | $V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$ | * % | | 5 | μΑ |
| I | Input Low Current | CLK0, CLK1, SEL0:SEL3 | V_{DD} = 3.3V or 2.5V \pm 5% | -5 | | | μA |
| IL | par zon canon | OE | $V_{DD} = 3.3 \text{V or } 2.5 \text{V} \pm 5\%$ | -150 | | | μΑ |
| | | | $V_{DDO} = 3.3V \pm 5\%; NOTE 1$ | 2.6 | | | V |
| V _{OH} | Output HighVoltage | | $V_{DDO} = 2.5V \pm 5\%$; NOTE 1 | 1.8 | | | V |
| | | | $V_{DDO} = 1.8V \pm 0.2V; NOTE 1$ | V _{DD} - 0.3 | | | V |
| | | | $V_{DDO} = 3.3V \pm 5\%$; NOTE 1 | | | 0.5 | V |
| V _{OL} | Output Low Voltage | | $V_{DDO} = 2.5V \pm 5\%$; NOTE 1 | | | 0.45 | V |
| | | | $V_{\rm DDO} = 1.8V \pm 0.2V; NOTE 1$ | | | 0.35 | V |

NOTE 1: Outputs terminated with 50Ω to $V_{DDO}/2$. See Parameter Measurement section, "Load Test Circuit" diagrams.

Table 5A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|---|-------------------------------------|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | | 250 | MHz |
| tp _{LH} | Propagation Delay, Low to High; NOTE 1 | | | 2.5 | | ns |
| tp _{HL} | Propagation Delay, High to Low; NOTE 1 | | | 2.65 | | ns |
| tsk(i) | Input Skew; NOTE 5 | | | 45 | | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 2, 5 | | | TBD | | ps |
| <i>t</i> jit | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 4 | Integration Range: 12KHz - 20MHz | | 0.07 | | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | | 535 | | ps |
| odc | Output Duty Cycle | | | 50 | | % |
| t _{EN} | Output Enable Time; NOTE 3 | | | | 5 | ns |
| t _{DIS} | Output Disable Time; NOTE 3 | | | | 5 | ns |
| MUX _{ISOL} | MUX Isolation | @100MHz | | 45 | | dB |

NOTE 1A: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output. NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at V_{ppd}/2.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: Driving only one input clock.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.



ICS83054I-01 4-Bit, 2:1,

SINGLE-ENDED MULTIPLEXER

Table 5B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|---|-------------------------------------|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | | 250 | MHz |
| tp _{LH} | Propagation Delay, Low to High; NOTE 1 | | | 2.7 | | ns |
| tp _{HL} | Propagation Delay, High to Low; NOTE 1 | | | 2.7 | | ns |
| tsk(i) | Input Skew; NOTE 5 | | | 38 | | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 2, 5 | | | TBD | | ps |
| <i>t</i> jit | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 4 | Integration Range: 12KHz - 20MHz | | 0.04 | | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | | 550 | | ps |
| odc | Output Duty Cycle | | | 50 | | % |
| t _{EN} | Output Enable Time; NOTE 3 | 44 | 6.71 | | 5 | ns |
| t _{DIS} | Output Disable Time; NOTE 3 | 4 14 3 | CL | | 5 | ns |
| MUX _{ISOL} | MUX Isolation | @100MHz | N. C. | 45 | | dB |

NOTE 1A: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output. NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at V_{ppq}/2.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: Driving only one input clock

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

Table 5C. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|---|-------------------------------------|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | | 250 | MHz |
| tp _{LH} | Propagation Delay, Low to High; NOTE 1 | | | 3 | | ns |
| tp _{HL} | Propagation Delay, High to Low; NOTE 1 | | | 3 | | ns |
| tsk(i) | Input Skew; NOTE 5 | | | 38 | | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 2, 5 | | | TBD | | ps |
| <i>t</i> jit | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 4 | Integration Range: 12KHz - 20MHz | | 0.05 | | ps |
| $t_{_{\rm R}}$ / $t_{_{\rm F}}$ | Output Rise/Fall Time | 20% to 80% | | 595 | | ps |
| odc | Output Duty Cycle | | | 50 | | % |
| t _{EN} | Output Enable Time; NOTE 3 | | | | 5 | ns |
| t _{DIS} | Output Disable Time; NOTE 3 | | | | 5 | ns |
| MUX _{ISOL} | MUX Isolation | @100MHz | | 45 | | dB |

NOTE 1A: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output. NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at $V_{ppq}/2$.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: Driving only one input clock.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.



ICS83054I-01 4-Bit, 2:1,

SINGLE-ENDED MULTIPLEXER

Table 5D. AC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|---|-------------------------------------|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | | 250 | MHz |
| tp _{LH} | Propagation Delay, Low to High; NOTE 1 | | | 2.7 | | ns |
| tp _{HL} | Propagation Delay, High to Low; NOTE 1 | | | 2.9 | | ns |
| tsk(i) | Input Skew; NOTE 5 | | | 45 | | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 2, 5 | | | TBD | | ps |
| <i>t</i> jit | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 4 | Integration Range: 12KHz - 20MHz | | 0.10 | | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | | 540 | | ps |
| odc | Output Duty Cycle | | | 50 | | % |
| t _{EN} | Output Enable Time; NOTE 3 | . 44 | 6. /** | | 5 | ns |
| t _{DIS} | Output Disable Time; NOTE 3 | 4 1 | CIL | | 5 | ns |
| MUX _{ISOL} | MUX Isolation | @100MHz | 1 | 45 | | dB |

NOTE 1A: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output. NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at V_{ppq}/2.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: Driving only one input clock

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

Table 5E. AC Characteristics, $V_{DD} = 2.5V \pm 5\%$, $V_{DDO} = 1.8V \pm -0.2V$, $TA = -40^{\circ}C$ to $85^{\circ}C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|---|-------------------------------------|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | | 250 | MHz |
| tp _{LH} | Propagation Delay, Low to High; NOTE 1 | | | 2.9 | | ns |
| tp _{HL} | Propagation Delay, High to Low; NOTE 1 | | | 3 | | ns |
| tsk(i) | Input Skew; NOTE 5 | | | 43 | | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 2, 5 | | | TBD | | ps |
| <i>t</i> jit | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 4 | Integration Range: 12KHz - 20MHz | | 0.07 | | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | | 590 | | ps |
| odc | Output Duty Cycle | | | 50 | | % |
| t _{EN} | Output Enable Time; NOTE 3 | | | | 5 | ns |
| t _{DIS} | Output Disable Time; NOTE 3 | | | | 5 | ns |
| MUX _{ISOL} | MUX Isolation | @100MHz | | 45 | | dB |

NOTE 1A: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output. NOTE 2: Defined as skew between outputs on different devices operating a the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at $V_{\rm DDO}/2$.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: Driving only one input clock.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.




ICS83054I-01 4-Bit, 2:1, Single-Ended Multiplexer

ADDITIVE PHASE JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in

the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



OFFSET FROM CARRIER FREQUENCY (Hz)


As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated


above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.



ICS83054I-01 4-Bit, 2:1, Single-Ended Multiplexer


PARAMETER MEASUREMENT INFORMATION






3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT






3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT

3.3V CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT







PART-TO-PART SKEW




ICS83054I-01

4-Bit, 2:1, Single-Ended Multiplexer





PROPAGATION DELAY



Q0:Q3 Pulse Width
$$\rightarrow$$

OUTPUT RISE/FALL TIME

$$odc = \frac{t_{PW}}{t_{PERIOD}}$$

PERIOD

INPUT SKEW

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



ICS83054I-01 4-Bit, 2:1, Single-Ended Multiplexer

RELIABILITY INFORMATION

Table 5. $\boldsymbol{\theta}_{JA} vs.$ Air Flow Table for 16 Lead TSSOP

θ_{AA} by Velocity (Linear Feet per Minute)

 0
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 137.1°C/W
 118.2°C/W
 106.8°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 89.0°C/W
 81.8°C/W
 78.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

83054AGI-01

The transistor count for ICS83054I-01 is: 967



ICS83054I-01 4-Bit, 2:1, Single-Ended Multiplexer

PACKAGE OUTLINE - G SUFFIX FOR 16 LEAD TSSOP




TABLE 6. PACKAGE DIMENSIONS

| SYMBOL | Millin | neters |
|---------|---------|---------|
| STWIDOL | Minimum | Maximum |
| N | 1 | 6 |
| Α | | 1.20 |
| A1 | 0.05 | 0.15 |
| A2 | 0.80 | 1.05 |
| b | 0.19 | 0.30 |
| С | 0.09 | 0.20 |
| D | 4.90 | 5.10 |
| E | 6.40 E | BASIC |
| E1 | 4.30 | 4.50 |
| е | 0.65 E | BASIC |
| L | 0.45 | 0.75 |
| α | 0° | 8° |
| aaa | | 0.10 |

Reference Document: JEDEC Publication 95, MO-153



ICS83054I-01 4-Bit, 2:1, Single-Ended Multiplexer

Table 7. Ordering Information

| Part/Order Number | Marking | Package | Count | Temperature |
|-------------------|----------|--------------------------------|-------------|---------------|
| ICS83054AGI-01 | 3054AI01 | 16 Lead TSSOP | 94 per tube | -40°C to 85°C |
| ICS83054AGI-01 | 3054AI01 | 16 Lead TSSOP on Tape and Reel | 2500 | -40°C to 85°C |



The aforementioned trademark, HiPerClockSTM is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.