

3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)

IDT71V016SA

Features


- 64K x 16 advanced high-speed CMOS Static RAM
- Equal access and cycle times
 - Commercial: 10/12/15/20ns
 - Industrial: 12/15/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly LVTTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Single 3.3V power supply
- Available in 44-pin Plastic SOJ, 44-pin TSOP, and 48-Ball Plastic FBGA packages

Description

The IDT71V016 is a 1,048,576-bit high-speed Static RAM organizedas 64K x 16. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for highspeed memory needs.

The IDT71V016 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V016 are LVTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71V016 is packaged in a JEDEC standard 44-pin Plastic SOJ, a 44-pin TSOP Type II, and a 48-ball plastic 7 x 7 mm FBGA.




3834 drw 01

JUNE 2002

IDT71V016SA, 3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)

Commercial and Industrial Temperature Ranges

Pin Configurations



1 2 3 4 5 6 BLE $\overline{\text{OE}}$ NC A₀ **A**1 A_2 Α 1/08 I/O₀ В BHE **A**3 $\overline{\mathsf{CS}}$ **A**4 С 1/09 I/O₁₀ **A**5 I/O₁ 1/02 **A**6 NC D Vss I/O₁₁ I/O₃ V_{DD} **A**7 Ε VDD I/O₁₂ NCNC I/O4 Vss F I/O₁₄ 1/06 I/O₁₃ I/O₅ **A**15 **A**14 G I/O₁₅ NC **A**12 **A**13 WE 1/07 NC Н NC Α9 **A**10 **A**11 **A**8

> FBGA (BF48-1) Top View

Pin Description

| A0 – A15 | Address Inputs | Input |
|--------------|-------------------|-------|
| <u>cs</u> | Chip Select | Input |
| WE | Write Enable | Input |
| ŌĒ | Output Enable | Input |
| BHE | High Byte Enable | Input |
| BLE | Low Byte Enable | Input |
| I/O0 – I/O15 | Data Input/Output | I/O |
| VDD | 3.3V Power | Power |
| Vss | Ground | Gnd |

SOJ/TSOP Top View

Truth Table⁽¹⁾

| <u>cs</u> | ŌĒ | WE | BLE | BHE | I/O0-I/O7 | I/O8-I/O15 | Function |
|-----------|----|----|-----|-----|-----------|------------|----------------------|
| Н | Х | Х | Х | Х | High-Z | High-Z | Deselected – Standby |
| L | L | Н | L | Н | DATAout | High-Z | Low Byte Read |
| L | L | Н | Н | L | High-Z | DATAout | High Byte Read |
| L | L | Н | L | L | DATAout | DATAout | Word Read |
| L | Х | L | L | L | DATAIN | DATAIN | Word Write |
| L | Х | L | L | Н | DATAIN | High-Z | Low Byte Write |
| L | Х | L | Н | L | High-Z | DATAIN | High Byte Write |
| L | Н | Н | Х | Х | High-Z | High-Z | Outputs Disabled |
| L | Х | Х | Н | Н | High-Z | High-Z | Outputs Disabled |

NOTE:

1. $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

3834 tbl 02

3834 tbl 02a

Absolute Maximum Ratings(1)

| <u> </u> | | | | | | |
|-----------|----------------------------------|-----------------|------|--|--|--|
| Symbol | Rating | Value | Unit | | | |
| VDD | Supply Voltage Relative to Vss | -0.5 to +4.6 | V | | | |
| VIN, VOUT | Terminal Voltage Relative to Vss | -0.5 to VDD+0.5 | V | | | |
| TBIAS | Temperature Under Bias | -55 to +125 | °C | | | |
| Tstg | Storage Temperature | -55 to +125 | °C | | | |
| Рт | Power Dissipation | 1.25 | W | | | |
| Гоит | DC Output Current | 50 | mA | | | |

NOTE: 3834 tb

Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$

| <u> </u> | | | | |
|----------|--------------------------|-----------------|------|------|
| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
| Cin | Input Capacitance | VIN = 3dV | 6 | pF |
| CI/O | I/O Capacitance | $V_{OUT} = 3dV$ | 7 | pF |

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature and Supply Voltage

| Grade | Temperature | Vss | V DD |
|------------|----------------|-----|-------------|
| Commercial | 0°C to +70°C | 0V | See Below |
| Industrial | -40°C to +85°C | 0V | See Below |

3834 thi 0

Recommended DC Operating Conditions

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------------------------------|--------------------|---------------------|------|-------------------------------------|------|
| V _{DD} ⁽¹⁾ | Supply Voltage | 3.15 | 3.3 | 3.6 | ٧ |
| V _{DD} ⁽²⁾ | Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| Vss | Ground | 0 | 0 | 0 | ٧ |
| VIH | Input High Voltage | 2.0 | | V _{DD} +0.3 ⁽³⁾ | ٧ |
| VIL | Input Low Voltage | -0.3 ⁽⁴⁾ | | 0.8 | ٧ |

3834 tbl 05

NOTES:

- . For 71V016SA10 only.
- 2. For all speed grades except 71V016SA10.
- 3. V_{IH} (max.) = $V_{DD}+2V$ for pulse width less than 5ns, once per cycle.
- 4. VIE (min.) = -2V for pulse width less than 5ns, once per cycle.

DC Electrical Characteristics

(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

| | | | IDT71V | | |
|--------|------------------------|---|--------|------|------|
| Symbol | Parameter Parameter | Test Condition | Min. | Max. | Unit |
| Iu | Input Leakage Current | VDD = Max., VIN = Vss to VDD | | 5 | μΑ |
| ILO | Output Leakage Current | VDD = Max., $\overline{\text{CS}}$ = VIH, VOUT = VSS to VDD | | 5 | μA |
| Vol | Output Low Voltage | IOL = 8mA, VDD = Min. | | 0.4 | V |
| Vон | Output High Voltage | IOH = -4mA, VDD = Min. | 2.4 | | V |

DC Electrical Characteristics(1,2)

(VDD = Min. to Max., VLC = 0.2V, VHC = VDD - 0.2V)

71V016SA12 71V016SA15 71V016SA20 71V016SA10 Com'l Only Com'l Com'l Ind Com'l Ind Ind Symbol Parameter Unit Max. 160 150 160 130 130 120 120 **Dynamic Operating Current** mΑ Icc $\overline{CS} \le VLC$, Outputs Open, VDD = Max., f = fMAX⁽³⁾ Typ.(4) 125 120 110 Dynamic Standby Power Supply Current mΑ 45 40 45 35 35 30 30 $\overline{CS} \ge V_{HC}$, Outputs Open, $V_{DD} = Max.$, $f = f_{MAX}^{(3)}$ Full Standby Power Supply Current (static) 10 10 10 10 mA ISB₁ $\overline{CS} \ge V_{HC}$, Outputs Open, $V_{DD} = Max.$, $f = 0^{(3)}$

NOTES:

3834 tbl 08

3834 tbl 07

- All values are maximum guaranteed values.
- 2. All inputs switch between 0.2V (Low) and VDD 0.2V (High).
- 3. $f_{MAX} = 1/t_{RC}$ (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.
- 4. Typical values are measured at 3.3V, 25°C and with equal read and write cycles.

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.

AC Test Conditions

| Input Pulse Levels | GND to 3.0V |
|-------------------------------|-----------------------|
| Input Rise/Fall Times | 1.5ns |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| AC Test Load | See Figure 1, 2 and 3 |

3834 tbl 09

AC Test Loads




Figure 3. Output Capacitive Derating

AC Electrical Characteristics (VDD = Min. to Max., Commercial and Industrial Temperature Ranges)


| | | 71V016 | SA10 ⁽²⁾ | 71V01 | 6SA12 | 71V01 | 6SA15 | 71V01 | 6SA20 | |
|---------------------|--|--------|---------------------|-------|-------|-------|-------|-------|-------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Мах. | Min. | Max. | Unit |
| READ CYCLE | READ CYCLE | | | | | | | | | |
| trc | Read Cycle Time | 10 | | 12 | | 15 | | 20 | | ns |
| taa | Address Access Time | _ | 10 | | 12 | | 15 | | 20 | ns |
| tacs | Chip Select Access Time | _ | 10 | _ | 12 | _ | 15 | _ | 20 | ns |
| tcLz ⁽¹⁾ | Chip Select Low to Output in Low-Z | 4 | | 4 | _ | 5 | | 5 | _ | ns |
| tcHz ⁽¹⁾ | Chip Select High to Output in High-Z | | 5 | | 6 | | 6 | | 8 | ns |
| toe | Output Enable Low to Output Valid | _ | 5 | | 6 | _ | 7 | | 8 | ns |
| tolz ⁽¹⁾ | Output Enable Low to Output in Low-Z | 0 | | 0 | | 0 | _ | 0 | | ns |
| tонz ⁽¹⁾ | Output Enable High to Output in High-Z | | 5 | _ | 6 | | 6 | | 8 | ns |
| tон | Output Hold from Address Change | 4 | _ | 4 | _ | 4 | _ | 4 | _ | ns |
| tBE | Byte Enable Low to Output Valid | _ | 5 | _ | 6 | 70_ | 7 | | 8 | ns |
| tBLZ ⁽¹⁾ | Byte Enable Low to Output in Low-Z | 0 | _ | 0 | 30 | 0 | _ | 0 | _ | ns |
| tвнz ⁽¹⁾ | Byte Enable High to Output in High-Z | _ | 5 | 3 | 6 | _ | 6 | | 8 | ns |
| WRITE CYCL | E | | | C | | | | | | |
| twc | Write Cycle Time | 10 | | 12 | | 15 | | 20 | | ns |
| taw | Address Valid to End of Write | 7 | | 8 | _ | 10 | | 12 | | ns |
| tcw | Chip Select Low to End of Write | 7 | | 8 | | 10 | | 12 | | ns |
| tBW | Byte Enable Low to End of Write | 7 | | 8 | | 10 | | 12 | | ns |
| tas | Address Set-up Time | 0 | | 0 | | 0 | | 0 | | ns |
| twr | Address Hold from End of Write | 0 | | 0 | | 0 | _ | 0 | | ns |
| twp | Write Pulse Width | 7 | | 8 | | 10 | _ | 12 | | ns |
| tDW | Data Valid to End of Write | 5 | | 6 | — | 7 | _ | 9 | | ns |
| tDH | Data Hold Time | 0 | | 0 | _ | 0 | | 0 | | ns |
| tow ⁽¹⁾ | Write Enable High to Output in Low-Z | 3 | | 3 | | 3 | | 3 | | ns |
| twHz ⁽¹⁾ | Write Enable Low to Output in High-Z | _ | 5 | _ | 6 | _ | 6 | | 8 | ns |

NOTES:

3834 tbl 10

- 1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.
- 2. 0°C to +70°C temperature range only.


Timing Waveform of Read Cycle No. 1(1,2,3)



NOTES:

- WE is HIGH for Read Cycle. 1.
- Device is continuously selected, $\overline{\text{CS}}$ is LOW.
- 3. OE, BHE, and BLE are LOW.


Timing Waveform of Read Cycle No. 2(1)



NOTES:

- 1. WE is HIGH for Read Cycle.
- WE IS HIGH for Read Cycle.
 Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise tax is the limiting parameter.
- 3. Transition is measured ±200mV from steady state.


Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)




NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
- \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- During this period, I/O pins are in the output state, and input signals must not be applied.
- If the $\overline{\text{CS}}$ LOW or $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ LOW transition occurs simultaneously with or after the $\overline{\text{WE}}$ LOW transition, the outputs remain in a high-impedance state.
- Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,4)



Timing Waveform of Write Cycle No. 3 (BHE, BLE Controlled Timing)(1,4)




NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
- 2. $\overline{\text{OE}}$ is continuously HIGH. If during a $\overline{\text{WE}}$ controlled write cycle $\overline{\text{OE}}$ is LOW, two must be greater than or equal to twHz + tbW to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified wp.
- During this period, I/O pins are in the output state, and input signals must not be applied.

 If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Ordering Information



Datasheet Document History

| 1/7/00 | | Updated to newformat |
|----------|----------------|---|
| | Pp. 1, 3, 5, 8 | Added Industrial Temperature range offerings |
| | Pg. 2 | Numbered I/Os and address pins on FBGA Top View |
| | Pg. 6 | Revised footnotes on Write Cycle No. 1 diagram |
| | Pg. 7 | Revised footnotes on Write Cycle No. 2 and No. 3 diagrams |
| | Pg. 9 | Added Datasheet Document History |
| 08/30/00 | Pg. 3 | Tighten Icc and IsB. |
| | Pg. 5 | Tighten tclz, tchz, tohz, tbhz and twhz |
| 08/22/01 | Pg. 8 | Removed footnote "available in 15ns and 20ns only" |
| 06/20/02 | Pg. 8 | Added tape and reel field to ordering information |





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674

www.idt.com

for Tech Support: sramhelp@idt.com 800-544-7726, x4033