www.fairchildsemi.com

KH231 Fast Settling, Wideband Buffer/Amplifier ($A_V = \pm 1$ to ± 5)

Features

- 165MHz closed-loop -3dB bandwidth
- 15ns settling to 0.05%

FAIRCHIL

SEMICONDUCTOR TM

- 1mV input offset voltage, 10µV/°C drift
- 100mA output current
- Excellent AC and DC linearity
- Direct replacement for CLC231

Applications

- Driving flash A/D converters
- Precision line driving
- (a gain of 2 cancels matched-line losses)
- DAC current-to-voltage conversion
- Low-power, high-speed applications (50mW @ ±5V)



Bottom View



Pins 2 and 8 are used to adjust the supply current or to adjust the offset voltage (see text). These pins are normally left unconnected.

Typical Performance

Parameter	1	2	5	-1	-2	-5	Units
-3dB bandwidth	180	165	130	165	150	115	MHz
rise time (2V)	1.8	2.0	2.5	2.0	2.2	2.9	ns
slew rate	2.5	3.0	3.0	3.0	3.0	3.0	V/ns
settling time (to 0.1%)	12	12	12	12	12	15	ns

General Description

The KH231 Buffer/Amplifier is a wideband operational amplifier designed specifically for high-speed, lowgain applications. The KH231 is based on a current feedback op amp topology-a unique design that both eliminates the gain-bandwidth tradeoff and permits unprecedented high-speed performance. (See table below.)

The KH231 Buffer/Amplifier is the ideal design alternative to low precision open-loop buffers and oscillationprone conventional op amps. The KH231 offers precise gains from ± 1.000 to ± -5.000 and linearity that is a true 0.1%-even for demanding 50Ω loads. Open-loop buffers, on the other hand, offer a nominal gain of 0.95 ± 0.03 and a linearity of only 3% for typical loads. A buffer's settling time may look impressive but it is usually specified at unrealistically large load resistances or when the effects of thermal tail are not included; the KH231 Buffer/Amplifier settles to 0.05% in 15ns-while driving a 100Ω load.

Offsets and drifts, usually a low priority in conventional high-speed op amp designs, were not ignored in the KH231; the input offset voltage is typically 1mV and input offset voltage drift is only 10μ V/°C. The KH231 is stable and oscillation-free across the entire gain range and since it's internally compensated, the user is saved the trouble of designing external compensation networks and having to "tweak" them in production. The absence of a gain-bandwidth tradeoff in the KH231 allows performance to be predicted easily; the table below shows how the bandwidth is affected very little by changing the gain setting.

The KH231 is constructed using thin film resistor/bipolar transistor technology, and is available in the following versions:

The KH231 is constructed using thin film resistor/bipolar transistor technology, and available in these versions:

KH231AI	-25°C to +85°C	12-pin TO-8 can
KH231AK	-55°C to +125°C	12-pin TO-8 can, features burn-in & hermetic testing
KH231AM	-55°C to +125°C	12-pin TO-8 can, environmentally screened and electrically tested to MIL-STD-883
KH231HXC	-55°C to +125°C	SMD#: 5962-8959401HXC
KH231HXA	-55°C to +125°C	SMD#: 5962-8959401HXA

KH231 Electrical Characteristics ($T_A = +25^{\circ}C$, $A_v = +2V$, $V_{CC} = \pm 15V$, $R_L = 100\Omega$, $R_f = 250\Omega$; unless specified)

PARAMETERS	IETERS CONDITIONS		MIN & MAX RATINGS			UNITS	SYM
Ambient Temperature	KH231AI	+25°C	-25°C	+25°C	+85°C		
Ambient Temperature	KH231AK/AM/HXC/HXA	+25°C	-55°C	+25°C	+125°C		
FREQUENCY DOMAIN RESPONSE + -3dB bandwidth (note 2) large-signal bandwidth gain flatness (note 2)	$V_o \leq 2V_{pp}$ $V_o \leq 10V_{pp}$ $V_o \leq 2V_{pp}$	165 95	>145 >80	>145 >80	>120 >60	MHz MHz	SSBW FPBW
 peaking peaking rolloff group delay linear phase deviation reverse isolation 	0.1 to 50MHz >50MHz at 100MHz to 100MHz to 100MHz	$\begin{array}{c} 0.1 \\ 0.1 \\ 0.4 \\ 3.5 \pm 0.5 \\ 0.5 \end{array}$	<0.6 <1.5 <0.6 _ <2.0	<0.3 <0.3 <0.6 _ <2.0	<0.6 <0.8 <1.0 - <2.0	dB dB dB ns °	GFPL GFPH GFR GD LPD
non-inverting inverting		53 36	>43 >26	>43 >26	>43 >26	dB dB	RINI RIIN
TIME DOMAIN RESPONSE rise and fall time settling time to 0.05% to 0.1% overshoot slew rate (overdriven input) overload recovery	2V step 10V step 5V step 2.5V step 5V step <1% error	2.0 5.0 15 12 5 3.0	<2.4 <7.0 - <22 <15 >2.5	<2.3 <6.5 - <17 <10 >2.5	<2.7 <6.5 - <22 <15 >1.8	ns ns ns % V/ns	TRS TRL TS TSP OS SR
<50hs pulse, 200% overdrive		120	1	CT-	-	ns	OR
 + 2nd harmonic distortion + 3rd harmonic distortion + 3rd harmonic distortion equivalent input noise noise floor integrated noise 	odBm, 20MHz odBm, 20MHz >5MHz 5MHz to 200MHz	-55 -59 -153 70	<-47 <-47 <-150 <100	<-47 <-47 <-150 <100	<-47 <-47 <-150 <100	dBc dBc dBm(1Hz) uVrms	HD2 HD3 SNF INV
STATIC, DC PERFORMANCE * input offset voltage average temperature coefficient * input bias current average temperature coefficient * input bias current average temperature coefficient * power supply rejection ratio common mode rejection ratio * supply current	non-inverting inverting no load	1 10 5.0 50 10 125 50 46 18	<4.0 <25 <29 <125 <31 <200 >45 >40 <22	<2.0 <25 <21 <125 <15 <200 >45 >40 <22	<4.5 <25 <31 <125 <35 <200 >45 >40 <22	mV μV/°C μA nA/°C μA nA/°C dB dB dB mA	VIO DVIO IBN DIBN IBI DIBI PSRR CMRR ICC
MISCELLANEOUS PERFORMANCE non-inverting input resistance non-inverting input capacitance output impedance output voltage range	DC @ 100MHz no load	400 1.3 5, 37 ±12	>100 <2.5 - >±11	>200 <2.5 _ >±11	>400 <2.5 _ >±11	kΩ pF Ω, nH V	RIN CIN RO VO

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Absolute Maximum Ratings

V _{CC}			±20V
I _o			±100mA
common r	noc	le input voltage, V _o	(see V_{cm} and V_{o}
			limits plot on page 3)
differentia	l inp	out voltage	±3V
thermal re	esis	tance	(see thermal model)
junction te	emp	erature	+175°C
operating	tem	nperature	AI: -25°C to +85°C
			AK/AM: -55°C to +125°C
storage te	mp	erature	-65°C to +150°C
lead temp	era	ture (soldering 10s)	+300°C
note 1:	*	AI/AK/AM/HXC/HXA	100% tested at +25°C
	†	AK/AM/HXC/HXA	100% tested at +25°C and sample
			tested at -55°C and +125°C
	†	AI	sample tested at +25°C
note 2:	Th	e output amplitude use	d in testing is 0.63V _{nn} . Performance

ote 2: The output amplitude used in testing is 0.63V_{pp}. Performance is guaranteed for conditions listed.

Recommended Operating Conditions

V _{CC}	±5V to ±15V
0	±75mA
common mode input voltage	±(V _{CC} -5)V
gain range	±1 to ±5

note 4:	These ratings protect against damage to the input stage
	caused by saturation of either the input or output stages at
	lower supply voltages, and against exceeding transistor
	collector-emitter breakdown ratings at high supply voltages.
	V _{out(max)} is calculated by assuming no output saturation.
	Saturation is allowed to occur up to this calculated level of
	V _{out} . V _{cm} is defined as the voltage at the non-inverting
	input, pin 6.

KH231 Typical Performance Characteristics (T_A = +25°C, A_V = +2, V_{CC} = ±15V, R_L = 100Ω, R_f = 250Ω; unless specified)



DATA SHEET

Operation

The KH231 Buffer/Amplifier is based on the current feedback op amp topology, a design that uses current feedback instead of the usual voltage feedback.

The use of the KH231 is basically the same as that of the conventional op amp (see Figures 1 and 2). Since the device is designed specifically for low gain applications, the best performance is obtained when the circuit is used at gains between ± 1 and ± 5 . Additionally, performance is optimum when a 250Ω feedback resistor is used.



Figure 1: Recommended non-inverting gain circuit



Figure 2: Recommended inverting gain circuit

Layout Considerations

To assure optimum performance the user should follow good layout practices which minimize the unwanted coupling of signals between nodes. During initial breadboarding of the circuit use direct point to point wiring, keeping the lead lengths to less than 0.25". The use of solid, unbroken ground plane is helpful. Avoid wire-wrap type pc boards and methods. Sockets with small, short pin receptacles may be used with minimal performance degradation although their use is not recommended.

During pc board layout keep all traces short and direct The resistive body of R_a should be as close as possible to pin 5 to minimize capacitance at that point. For the same reason, remove ground plane from the vicinity of pins 5 and 6. In other areas, use as much ground plane as possible on one side of the board. It is especially important to provide a ground return path for current from the load resistor to the power supply bypass capacitors. Ceramic capacitors of 0.01 to $0.1\mu f$ (with short leads) should be less than 0.15 inches from pins 1 and 9. Larger tantalum capacitors should be placed within one inch of these pins. V_{CC} connections to pins 10 and 12 can be made directly from pins 9 and 1, but better supply rejection and settling time are obtained if they are separately bypassed as in figures 1 and 2. To prevent signal distortion caused by reflections from impedance mismatches, use terminated microstrip or coaxial cable when the signal must traverse more than a few inches.

Since the pc board forms such an important part of the circuit, much time can be saved if prototype boards of any high frequency sections are built and tested early in the design phase. Evaluation boards designed for either inverting or non-inverting gains are available.

Distortion and Noise

The graphs of intercept point, I_2 and I_3 , versus frequency on the preceding page make it easy to predict the distortion at any frequency given the output voltage of the KH231. First, convert the output voltage (V_o) to $V_{rms} = (V_{pp}/2\sqrt{2})$ and then to P = [$(10log_{10}(20V_{rms}^2)]$ to get the power output in dBm. At the frequency of interest, its 2nd harmonic will be $S_2 = (I_2$ -P)dB below the level of P. Its third harmonic will be $S_3 = 2(I_3$ - P)dB below P, as will the two-tone third order intermodulation products. These approximations are useful for P < -1dB compression levels.

Approximate noise figure can be determined for the KH231 using the equivalent input noise graph on the preceding page. The following equation can be used to determine noise figure (F) in dB.

$$F = 10 \log \left[1 + \frac{V_n^2 + \frac{i_n^2 R_f^2}{A_v^2}}{4kTR_s \Delta f} \right]$$

Where V_n is the rms noise voltage and i_n is the rms noise current. Beyond the breakpoint of the curves (i.e., where they are flat), broadband noise figure equals spot noise figure, so Δf should equal one (1) and V_n and i_n should be read directly off the graph. Below the breakpoint, the noise must be integrated and Δf set to the appropriate bandwidth.

KH231

Offset Voltage Adjustment

If trimming of the input offset voltage ($V_{os} = V_{ni} - V_{in}$) is desired, a resistor value of $10k\Omega$ to $1M\Omega$ placed between pins 8 and 9 will cause V_{os} to become more negative by 8mV to 0.2mV respectively. Similarly, a resistor placed between pins 1 and 2 will cause V_{os} , to become more positive.

Thermal Considerations

At high ambient temperatures or large internal power dissipations, heat sinking is required to maintain acceptable junction temperatures. Use the thermal model on the previous page to determine junction temperatures. Many styles of heat sinks are available for TO-8 packages; the Thermalloy 2240 and 2268 are good examples. Some heat sinks are the radial fin type which cover the pc board and may interfere with external components. An excellent solution to this problem is to use surface mounted resistors and capacitors. They have a very low profile and actually improve high frequency performance. For use of these heat sinks with conventional components, a 0.1" high spacer can be inserted under the TO-8 package to allow sufficient clearance.



 $P_{(circuit)} = (I_{CC})((+V_{CC}) - (V_{CC}))$ where $I_{CC} = 16mA$ at ±15V

 $\mathsf{P}_{(xxx)} = \left[(\pm \mathsf{V}_{CC}) - \mathsf{V}_{out} - (\mathsf{I}_{col}) (\mathsf{R}_{col} + 4) \right] (\mathsf{I}_{col}) (\%\mathsf{Duty})$

For positive V_o and $V_{CC},$ this is the power in the npn device. For negative V_o and $V_{CC},$ this is the power in the pnp device.

 I_{col} = V_{o}/R_{L} or 4mA, whichever is greater. (Include feedback R in $R_{L}.)$

 $\rm R_{col}$ is a resistor (33 Ω recommended) between the xxx collector and $\pm V_{CC}.$

The limiting factor for output current and voltage is junction temperature. Of secondary importance is $I_{(out)}$, which should not exceed 150mA.

$$\begin{split} T_{j(pnp)} &= P_{(pnp)} \ (100 + \theta_{ca}) + (P_{(cir)} + P_{(npn)})(\theta_{ca}) + T_a, \\ similar \ for \ T_{j(npn)}. \end{split}$$

$$\mathsf{T}_{j(\text{cir})} = \mathsf{P}_{(\text{cir})}(48 + \theta_{\text{ca}}) + (\mathsf{P}_{(\text{pnp})} + \mathsf{P}_{(\text{npn})})(\theta_{\text{ca}}) + \mathsf{T}_{a}.$$

- $\theta_{ca} = 65^{\circ}$ C/W for the KH231 without heat sink in still air. 30°C/W for the KH231 with a Wakefield 215 heat
 - sink in still air. 10°C/W for the KH231 with a Wakefield 215 heat

sink at 300 ft/min air.

30°C/W for the KH231 with a Thermalloy 2240A heat sink in still air.

 5° C/W for the KH231 with a Thermalloy 2240A heat sink at 500 ft/min air.

For example, with the KH231 operating at $\pm 15V$ while driving a 100Ω load at $15V_{pp}$ output (50% duty cycle pulse waveform, DC = 0), $P_{(npn)} = P_{(pnp)} = 190$ mW ($R_{col} = 33$) and $P_{(cir)} = 0.48$ W. Then with the Wakefield 215 heat sink and air flow of 300 ft/min the output transistors' T_j is 28°C above ambient and worst case T_j in the rest of the circuit is 32°C above ambient. In still air, however, the rise in T_j is 45°C and 49°C, respectively. With no heat sink, the rise in T_j is 75°C and 79°C, respectively! Under most conditions, **HEAT SINKING IS REQUIRED**.

Other methods of heat sinking may be used, but for best results, make contact with the base of the KH231 package, use a large thermal capacity heat sink and use forced air convection.

Low V_{CC} Operation: Supply Current Adjustment

The KH231 is designed to operate on supplies as low as ± 5 V. In order to improve full bandwidth at reduced supply voltages, the supply current (I_{CC}) must be increased. The plot of Bandwidth vs. V_{CC}, shows the effect of shorting pins 1 and 2 and pins 8 and 9; this will increase both bandwidth and supply current. Care should be taken to not exceed the maximum junction temperatures; for this reason this technique should not be used with supplies exceeding ± 10 V. For intermediate values of V_{CC}, external resistors between pins 1 and 2 and pins 8 and 9 can be used.

KH231 Package Dimensions



	тс				
SYMBOL	INCHES		MILIM	ETERS	NOTES:
STMBOL	Minimun	Maximum	Minimum	Maximum	Seal: cap weld Lead finish: gold per MIL-M-38510
А	0.142	0.181	3.61	4.60	Package composition: Package: metal
φb	0.016	0.019	0.41	0.48	Lid: Type A per MIL-M-38510
φD	0.595	0.605	15.11	15.37	A. J. P.
φD ₁	0.543	0.555	13.79	14.10	32 -1
е	0.400 BSC		10.16 BSC		m.C.
e ₁	0.200 BSC		5.08 BSC		
e ₂	0.100 BSC		2.54 BSC		
F	0.016	0.030	0.41	0.76	
k	0.026	0.036	0.66	0.91	
k ₁	0.026	0.036	0.66	0.91	
Ĺ	0.310	0.340	7.87	8.64	
α	45° BSC		45°	BSC	

DISCI AIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICES TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. 1.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. 2.