M220x Series

9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, Clock Oscillator










- Featuring QiK Chip™ Technology
- Superior Jitter Performance (comparable to SAW based)
- Frequencies from 150 MHz to 1.4 GHz
- Designed for a short 2 week cycle time

Applications:

- Telecommunications such as SONET / SDH / DWDM / FEC / SERDES / OC-3 thru OC-192
- Wireless base stations / WLAN / Gigabit Ethernet
- Avionic flight controls and military communications







PIN 1 ENABLE

Pin1: Enable/Disable Pin2: N/C

Pin3: Ground Pin4: Output Q (LVPECL,LVDS,CML)

Pin5: Output \overline{Q} (LVPECL,LVDS,CML)

Pin6: Vcc

PIN 2 ENABLE

Pin1: N/C

Pin2: Enable/Disable

Pin3: Ground

Pin4: Output Q (LVPECL,LVDS,CML)

Pin5: Output Q (LVPECL,LVDS,CML)

Pin6: Vcc

M220x Series


9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, Clock Oscillator







	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes	
	Frequency Range	F	150		1400	MHz	See Note 2	
	Operating Temperature	TA	(See ordering information)			See Note 1		
	Storage Temperature	Ts	-55		+125	°C		
	Frequency Stability	ΔF/F	(See ordering information)			See Note 3		
Electrical Specifications	Aging							
	1st Year		-3		+3	ppm		
	Thereafter (per year)		-1		+1	ppm		
	Supply Voltage	Vcc	1.71	1.8	1.89	V		
			2.375	2.5	2.625	V		
			3.135	3.3	3.465	V		
	Input Current	Icc			125	mA	LVPECL/LVDS/CML	
	Load		50 Ohms to (Vcc -2) Vdc 100 Ohm differential load			See Note 4 LVPECL Waveform LVDS/CML Waveform		
	Symmetry (Duty Cycle)		45		55	%	@ 50% of waveform	
	Output Skew			TBD				
	Differential Voltage		350	425 TBD	500	mVppd	LVDS CML	
	Common Mode Output Voltage	Vcm		1.2		V	LVDS	
	Logic "1" Level	Voh	Vcc -1.02		9	V	LVPECL	
	Logic "0" Level	Vol		a 36	Vcc -1.63	V	LVPECL	
	Rise/Fall Time	Tr/Tf	25.	0.23	0.50	ns	@ 20/80% LVPECL	
	Enable Function	- %	80% Vcc min. or N/C: output active 20% Vcc max.; output disables to high-Z 20% Vcc max: output active				Output Option B or G Output Option S or M	
	O. 1 T	1/3	80% Vcc min.: output disables to high-Z				Catpat Option C of W	
	Start up Time			10		ms		
	Phase Jitter @ 622.08 MHz	фЈ		0.3		ps RMS	Integrated 12 kHz – 20 MHz	
	Phase Noise 10 Hz 100 Hz 1 KHz 10 KHz 100 KHz 1 MHz			-50 -80 -106 -117 -120 -130			@ 622.08 MHz dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz	
	10 MHz 40 MHz			-147 -150			dBc/Hz dBc/Hz	
<u>_</u>	Mechanical Shock	Per MIL-STD-202, Method 213, Condition C (100 g's, 6 mS duration, ½ sinewave)						
ent	Vibration	Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)						
ا قِ	Hermeticity	Per MIL-STD-202, Method 112, (1x10 ⁻⁸ atm. cc/s of Helium)						
Environmental	Thermal Cycle		Per MIL-STD-883, Method 1010, Condition B (-55°C to +125°C, 15 min. dwell, 10 cycles)					
Į.	Solderability	Per EIAJ-STD-002						
ш	Soldering Conditions +260°C max. for 10 secs.							

- Note 1: If the device is powered up below -20°C and then the ambient temperature rises 105°C during normal operation, the output will be interrupted for approximately 2-3 ms. A correction is in process an will be available Q1 2007.
- Note 2: Contact factory for exact frequency availability over 945 MHz
- Note 3: Stability is inclusive of initial tolerance, deviation over temperature, shock, vibration, supply voltage, and aging for one year at 50°C mean ambient temperature.
- Note 4: See Load Circuit Diagram in this Datasheet. Consult factory with nonstandard output load requirements.







Output Waveform: LVDS/CML/PECL

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.



MtronPTI Lead Free Solder Profile

