# M21x Series Multiple Frequency Clock Oscillator

5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/HCMOS Output



-SXXX

**Product Definition** 

Product Series

Frequency Output
2: Two Output
3: Three Output
4: Four Output

Supply Voltage

**Factory Assigned to Accommodate** 

**Customer Specified Frequencies** 

1: 2.5 V 2: 1.8 V

· Com.cr

**M21** 






### Features:

- Multiple Output Frequencies (2, 3, or 4) Selectable
- QiK Chip™ Technology
- Superior Jitter Performance (comparable to SAW based)
- Frequencies from 50 MHz 1.4 GHz (LVDS/LVPECL/CML) and 10 - 150 MHz (CMOS)

## **Phase Lock Loop Applications:**

- Where more than one selectable frequency is required for different global regions, FEC (Forward Error Correction) or selectable functionality are required.
- Telecommunications such as SONET / SDH / DWDM / FEC / SERDES / OC-3 thru OC-192
- · Wireless base stations / WLAN / Gigabit Ethernet
- Avionic flight controls and military communications





Pad1: Enable/Disable or Tristate

Pad2: N/C

Pad3: Ground

Pad4: Output Q (LVPECL,LVDS,CML,HCMOS)

Pad5: Output  $\overline{\mathbb{Q}}$  (LVPECL,LVDS,CML) N/C for HCMOS

Pad6: Vcc

PadA: FS0

PadB: FS1

PadC: Do not connect!

#### Frequency Select **Truth Table** FS1 FS0 High Frequency 1 High Frequency 2 High Low Frequency 3 Low High Frequency 4 Low Low

NOTE: Logic Low = 20% Vcc max. Logic High = 80% Vcc min.

# PIN 2 ENABLE

Pad1: N/C

Pad2: Enable/Disable or Tristate

Pad3: Ground

Pad4: Output Q (LVPECL, LVDS, CML, HCMOS)

Pad5: Output Q (LVPECL,LVDS,CML) N/C for HCMOS

Pad6: Vcc PadA: FS0 PadB: ES1

PadC: Do not connect!

	(5.08) ).071 (1.80)	
+++	0.079 (2	2.00)
<b>=</b> ==	- 1	0.087 (2.20)
	0.047 (	1.20)
0.165 (	4.20)	


MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.

# M21x Series Multiple Frequency Clock Oscillator 5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/HCMOS Output











**HCMOS Load Circuit** 



**LVDS Load Circuit** 



3.3V LVPECL Load Circuit


PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes	
Frequency Range	F	50 10		1400 150	MHz	PECL/LVDS/CML - See Note 1 CMOS	
Operating Temperature	TA	1	-20 to +70		°C		
' ' '		-40 to +85			°C		
Storage Temperature	Ts	-55	T	+125	°C		
Frequency Stability	ΔF/F	+ **	±25 or ±50		ppm	See Note 2	
Aging	Δι / ι		1	Ť T	ррш	COC NOTE E	
1st Year		-3		+3	ppm		
Thereafter (per year)		l -1		+1	ppm		
Supply Voltage	Vcc	1.71	1.8	1.89	V		
J Supply Tollage	1	2.375	2.5	2.625	v		
		3.135	3.3	3.465	V		
Input Current	Icc			125	mΑ	LVPECL/CMOS/CML	
'				105	mΑ	LVDS	
Load					1	See Note 3	
		50 Ohms to (Vcc -2) Vdc			•	LVPECL Waveform	
		100 Ohm differential load				LVDS/CML Waveform	
Symmetry (Duty Cycle) Output Skew Differential Voltage				15	pF	CMOS Waveform	
Symmetry (Duty Cycle)		45		55	%	@ 50% of waveform	
Output Skew			10	ps	LVPECL		
				20	ps	LVDS, CML	
Differential Voltage		350	425	500	mVppd	LVDS	
		700	TBD	-		CML	
Common Mode Output Voltage	Vcm	23	1.2	CI.	V	LVDS	
Logic "1" Level	Voh	Vcc -1.02	-40	A. C.	V	LVPECL	
		90% Vdd	1111			HCMOS	
Logic "0" Level	Vol			Vcc -1.63	V	LVPECL	
				10% Vdd		HCMOS	
Rise/Fall Time	Tr/Tf		0.23	0.35	ns	@ 20/80% LVPECL	
				6.0	ns	Ref. 10%-90% Vdd HCMOS	
Enable Function		80% Vcc min. or N/C: output active 20% Vcc max: output disables to high-Z 20% Vcc max: output active 80% Vcc min: output disables to high-Z				Output Option B	
						Output Option S	
Frequency Selection		See Truth T	able				
Settling Time				10	ms	To within $\pm$ 1 ppm of frequency	
Tristate Function				ng: output act			
		Input Logic		disables to hi	_		
Start up Time		1	10		ms		
Phase Jitter	1		10.55		F	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
@ 622.08 MHz	φЈ		0.50		ps RMS	LVPECL/LVDS/CML Integrated 12 kHz – 20 MHz	
@ 125 MHz				1.0	ps RMS	HCMOS (12 kHz – 20 MHz)	
Mechanical Shock	Per MIL-STD-202, Method 213, Condition C (100 g's, 6 mS duration, ½ sinewave)						
Vibration	Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)						
Mechanical Shock Vibration Hermeticity Thermal Cycle Solderability	Per MIL-STD-202, Method 112, (1x10 <sup>-8</sup> atm. cc/s of Helium)						
Thermal Cycle	Per MIL-STD-883, Method 1010, Condition B (-55°C to +125°C, 15 min. dwell, 10 cycles)						
Solderability	Per EIAJ-S	STD-002					

Note 1: Contact factory for exact frequency availability over 945 MHz.

Note 2: Stability is inclusive of initial tolerance, deviation over temperature, shock, vibration, supply voltage, and aging for one

year at 50°C mean ambient temperature.

Note 3: See Load Circuit Diagram in this datasheet. Consult factory with nonstandard output load requirements.



Output Waveform: LVDS/CML/LVPECL

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.



# MtronPTI Lead Free Solder Profile

