


M21x Series Multiple Frequency Clock Oscillator

5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/HCMOS Output



Product Definition






Features:


- Multiple Output Frequencies (2, 3, or 4) - Selectable
- **QIK Chip™** Technology
- Superior Jitter Performance (comparable to SAW based)
- Frequencies from 50 MHz - 1.4 GHz (LVDS/LVPECL/CML) and 10 - 150 MHz (CMOS)

Phase Lock Loop Applications:

- Where more than one selectable frequency is required for different global regions, FEC (Forward Error Correction) or selectable functionality are required.
- Telecommunications such as SONET / SDH / DWDM / FEC / SERDES / OC-3 thru OC-192
- Wireless base stations / WLAN / Gigabit Ethernet
- Avionic flight controls and military communications



SUGGESTED SOLDER PAD LAYOUT



PIN 1 ENABLE

- Pad1: Enable/Disable or Tristate
- Pad2: N/C
- Pad3: Ground
- Pad4: Output Q (LVPECL, LVDS, CML, HCMOS)
- Pad5: Output \bar{Q} (LVPECL, LVDS, CML) N/C for HCMOS
- Pad6: Vcc
- PadA: FS0
- PadB: FS1
- PadC: Do not connect!

PIN 2 ENABLE

- Pad1: N/C
- Pad2: Enable/Disable or Tristate
- Pad3: Ground
- Pad4: Output Q (LVPECL, LVDS, CML, HCMOS)
- Pad5: Output \bar{Q} (LVPECL, LVDS, CML) N/C for HCMOS
- Pad6: Vcc
- PadA: FS0
- PadB: FS1
- PadC: Do not connect!

Frequency Select Truth Table		
	FS1	FS0
Frequency 1	High	High
Frequency 2	High	Low
Frequency 3	Low	High
Frequency 4	Low	Low


NOTE: Logic Low = 20% Vcc max.
Logic High = 80% Vcc min.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.


Please see www.mtronpti.com for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI 1-800-762-8800.

M21x Series Multiple Frequency Clock Oscillator


5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/HCMOS Output



HCMOS Load Circuit



LVDS Load Circuit




3.3V LVPECL Load Circuit

PARAMETER	Symbol	Min.	Typ.	Max.	Units	Condition/Notes
Frequency Range	F	50 10		1400 150	MHz	PECL/LVDS/CML - See Note 1 CMOS
Operating Temperature	T _A		-20 to +70 -40 to +85		°C	
Storage Temperature	T _S	-55		+125	°C	
Frequency Stability	ΔF/F		±25 or ±50		ppm	See Note 2
Aging						
1st Year		-3		+3	ppm	
Thereafter (per year)		-1		+1	ppm	
Supply Voltage	V _{CC}	1.71 2.375 3.135	1.8 2.5 3.3	1.89 2.625 3.465	V	
Input Current	I _{CC}			125 105	mA	LVPECL/CMOS/CML LVDS
Load						See Note 3 LVPECL Waveform LVDS/CML Waveform CMOS Waveform
				50 Ohms to (V _{CC} -2) V _{DC} 100 Ohm differential load		
				15	pF	
Symmetry (Duty Cycle)		45		55	%	@ 50% of waveform
Output Skew				10	ps	LVPECL
				20	ps	LVDS, CML
Differential Voltage		350	425 TBD	500	mVppd	LVDS CML
Common Mode Output Voltage	V _{CM}		1.2		V	LVDS
Logic "1" Level	V _{OH}	V _{CC} -1.02 90% V _{DD}			V	LVPECL HCMOS
Logic "0" Level	V _{OL}			V _{CC} -1.63 10% V _{DD}	V	LVPECL HCMOS
Rise/Fall Time	T _r /T _f		0.23	0.35	ns	@ 20/80% LVPECL
				6.0	ns	Ref. 10%-90% V _{DD} HCMOS
Enable Function						80% V _{CC} min. or N/C: output active 20% V _{CC} max: output disables to high-Z 20% V _{CC} max: output active 80% V _{CC} min: output disables to high-Z
						Output Option B Output Option S
Frequency Selection						See Truth Table
Settling Time				10	ms	To within ± 1 ppm of frequency
Tristate Function						Input Logic "1" or floating: output active Input Logic "0": output disables to high-Z
Start up Time				10	ms	
Phase Jitter						
@ 622.08 MHz	φ _J		0.50		ps RMS	LVPECL/LVDS/CML Integrated 12 kHz – 20 MHz
@ 125 MHz				1.0	ps RMS	HCMOS (12 kHz – 20 MHz)
Environmental						
Mechanical Shock		Per MIL-STD-202, Method 213, Condition C (100 g's, 6 mS duration, ½ sinewave)				
Vibration		Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)				
Hermeticity		Per MIL-STD-202, Method 112, (1x10 ⁻⁸ atm. cc/s of Helium)				
Thermal Cycle		Per MIL-STD-883, Method 1010, Condition B (-55°C to +125°C, 15 min. dwell, 10 cycles)				
Solderability		Per EIAJ-STD-002				

Note 1: Contact factory for exact frequency availability over 945 MHz.

Note 2: Stability is inclusive of initial tolerance, deviation over temperature, shock, vibration, supply voltage, and aging for one year at 50°C mean ambient temperature.

Note 3: See Load Circuit Diagram in this datasheet. Consult factory with nonstandard output load requirements.



Output Waveform: LVDS/CML/LVPECL

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.

Please see www.mtronpti.com for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI 1-800-762-8800.

MtronPTI Lead Free Solder Profile

