

# 1 Mbit (64Kb x16) Low Voltage UV EPROM and OTP EPROM

- 2.7V to 3.6V LOW VOLTAGE in READ OPERATION
- READ ACCESS TIME:
  - 70ns at  $V_{CC} = 3.0 \text{V to } 3.6 \text{V}$
  - 80ns at  $V_{CC} = 2.7V$  to 3.6V
- PIN COMPATIBLE with M27C1024
- LOW POWER CONSUMPTION:
  - 15μA max Standby Current
  - 15mA max Active Current at 5MHz
- PROGRAMMING TIME 100µs/word
- HIGH RELIABILITY CMOS TECHNOLOGY
  - 2.000V ESD Protection
  - 200mA Latchup Protection Immunity
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 0020h
  - Device Code: 008Ch

# DESCRIPTION

The M27W102 is a low voltage 1 Mbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for microprocessor systems requiring large data or program storage and is organized as 65,536 words by 16 bits.


The M27W102 operates in the read mode with a supply voltage as low as 2.7V at -40 to 85°C temperature range. The decrease in operating power allows either a reduction of the size of the battery or an increase in the time between battery recharges.

The FDIP40W (window ceramic frit-seal package) has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

For application where the content is programmed only one time and erasure is not required, the M27w102 is offered in PDIP40, PLCC44 and TSOP40 (10 x 14 mm) packages.



Figure 1. Logic Diagram



April 2000 1/15

Figure 2A. DIP Connections




Figure 2B. LCC Connections




Figure 2C. TSOP Connections




Table 1. Signal Names

A0-A15	Address Inputs
Q0-Q15	Data Outputs
Ē	Chip Enable
G	Output Enable
P	Program
V <sub>PP</sub>	Program Supply
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground
NC	Not Connected Internally

Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature (3)	-40 to 85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> (2)	Input or Output Voltage (except A9)	–2 to 7	V
Vcc	Supply Voltage	–2 to 7	V
V <sub>A9</sub> (2)	A9 Voltage	-2 to 13.5	V
V <sub>PP</sub>	Program Supply Voltage	–2 to 14	V

- Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.
  - 2. Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V with possible overshoot to V<sub>CC</sub> +2V for a period less than 20ns.

3. Depends on range.

**Table 3. Operating Modes** 

Mode	Ē	G	P	A9	V <sub>PP</sub>	Q15-Q0
Read	V <sub>IL</sub>	VIL	Viн	X	V <sub>CC</sub> or V <sub>SS</sub>	Data Out
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	X	X	V <sub>CC</sub> or V <sub>SS</sub>	Hi-Z
Program	$V_{IL}$	X	V <sub>IL</sub> Pulse	X	V <sub>PP</sub>	Data Input
Verify	VIL	VIL	VIH	Х	Vpp	Data Output
Program Inhibit	ViH	X	Х	Х	V <sub>PP</sub>	Hi-Z
Standby	VIH	Х	Х	Х	V <sub>CC</sub> or V <sub>SS</sub>	Hi-Z
Electronic Signature	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$V_{ID}$	V <sub>CC</sub>	Codes

Note:  $X = V_{IH}$  or  $V_{IL}$ ,  $V_{ID} = 12V \pm 0.5V$ .

**Table 4. Electronic Signature** 

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	V <sub>IL</sub>	0	0	1	0	0	0	0	0	20h
Device Code	V <sub>IH</sub>	1	0	0	0	1	1	0	0	8Ch

Note: Outputs Q15-Q8 are set to '0'.

57

**Table 5. AC Measurement Conditions** 

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 3. AC Testing Input Output Waveform




Figure 4. AC Testing Load Circuit




Table 6. Capacitance (1)  $(T_A = 25 \, ^{\circ}\text{C}, f = 1 \, \text{MHz})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V		6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF

Note: Sampled only, not 100% tested.

#### **DEVICE OPERATION**

The operating modes of the M27W102 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and 12V on A9 for Electronic Signature.

#### **Read Mode**

The M27W102 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable  $(\overline{E})$  is the power control and should be used for device selection. Output Enable  $(\overline{G})$  is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time

 $(t_{AVQV})$  is equal to the delay from  $\overline{E}$  to output  $(t_{ELQV})$ . Data is available at the output after a delay of  $t_{OE}$  from the falling edge of  $\overline{G}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least  $t_{AVQV}$ - $t_{GLQV}$ .

# **Standby Mode**

The M27W102 has a standby mode which reduces the supply current from 15mA to 15µA with low voltage operation  $V_{CC} \leq 3.6 V$ , see Read Mode DC Characteristics table for details. The M27W102 is placed in the standby mode by applying a CMOS high signal to the  $\overline{E}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{G}$  input.

Table 7. Read Mode DC Characteristics (1)

 $(T_A = -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 2.7\text{V to } 3.6\text{V}; V_{PP} = V_{CC})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>LI</sub>	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±10	μΑ
I <sub>LO</sub>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±10	μΑ
Icc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz,$ $V_{CC} \le 3.6V$		15	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	E = V <sub>IH</sub>		1	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E}$ > V <sub>CC</sub> - 0.2V, V <sub>CC</sub> $\leq$ 3.6V		15	μА
Ірр	Program Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μΑ
V <sub>IL</sub>	Input Low Voltage		-0.6	0.2 V <sub>CC</sub>	V
V <sub>IH</sub> <sup>(2)</sup>	Input High Voltage		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
VoH	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V

Note: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

2. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V.

#### **Two Line Output Control**

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines,  $\overline{E}$  should be decoded and used as the primary device selecting function, while  $\overline{G}$  should be made a common connection to all devices in the array and connected to the  $\overline{READ}$  line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

#### System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, I<sub>CC</sub>, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of E. The magnitude of transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and V<sub>SS</sub>. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7µF bulk electrolytic capacitor should be used between V<sub>CC</sub> and V<sub>SS</sub> for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Table 8. Read Mode AC Characteristics <sup>(1)</sup>  $(T_A = -40 \text{ to } 85^{\circ}\text{C}; \ V_{CC} = 2.7 \text{V to } 3.6 \text{V}; \ V_{PP} = V_{CC})$ 

				M27W102						
Symbol Alt		Parameter	Test Condition	-80 (3)				-10 (-120/-1	Unit	
			Condition	V <sub>CC</sub> = 3.0	V to 3.6V	Vcc = 2.7	'V to 3.6V	Vcc = 2.7	V to 3.6V	
				Min	Max	Min	Max	Min	Max	
t <sub>AVQV</sub>	tacc	Address Valid to Output Valid	$\overline{\overline{E}} = V_{IL},$ $\overline{G} = V_{IL}$		70		80		100	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		70		80		100	ns
tGLQV	toE	Output Enable Low to Output Valid	$\overline{E} = V_IL$		40		50		60	ns
t <sub>EHQZ</sub> (2)	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	40	0	50	0	60	ns
t <sub>GHQZ</sub> (2)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	40	0	50	0	60	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	$\overline{\overline{E}} = V_{IL},$ $\overline{G} = V_{IL}$	0		0	A.	0		ns

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

2. Sampled only, not 100% tested.

3. Speed obtained with High Speed AC measurement conditions.

Figure 5. Read Mode AC Waveforms




Table 9. Programming Mode AC Characteristics <sup>(1)</sup>  $(T_A = 25 \, ^{\circ}\text{C}; \, V_{CC} = 6.25\text{V} \pm 0.25\text{V}; \, V_{PP} = 12.75\text{V} \pm 0.25\text{V})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>LI</sub>	Input Leakage Current	$0V \leq V_{IN} \leq V_{IH}$		±10	μΑ
Icc	Supply Current			50	mA
Ірр	Program Current	E = V <sub>IL</sub>		50	mA
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
Vol	Output Low Voltage	$I_{OL} = 2.1 \text{mA}$		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V
V <sub>ID</sub>	A9 Voltage		11.5	12.5	V

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

Table 10. Programming Mode AC Characteristics (1)

 $(T_A = 25 \, ^{\circ}C; \, V_{CC} = 6.25 \, \text{V} \pm 0.25 \, \text{V}; \, V_{PP} = 12.75 \, \text{V} \pm 0.25 \, \text{V})$ 

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t <sub>AVPL</sub>	t <sub>AS</sub>	Address Valid to Program Low	3. 15 10	2		μs
t <sub>QVPL</sub>	t <sub>DS</sub>	Input Valid to Program Low	2 15 C	2		μs
tvphpl	typs	V <sub>PP</sub> High to Program Low	E 3	2		μs
tvchpl	tvcs	V <sub>CC</sub> High to Program Low	Co.	2		μs
tELPL	tces	Chip Enable Low to Program Low		2		μs
t <sub>PLPH</sub>	t <sub>PW</sub>	Program Pulse Width		95	105	μs
tpHQX	tDH	Program High to Input Transition		2		μs
t <sub>QXGL</sub>	t <sub>OES</sub>	Input Transition to Output Enable Low		2		μs
t <sub>GLQV</sub>	toE	Output Enable Low to Output Valid			100	ns
t <sub>GHQZ</sub> (2)	tDFP	Output Enable High to Output Hi-Z		0	130	ns
t <sub>GHAX</sub>	t <sub>AH</sub>	Output Enable High to Address Transition		0		ns

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

2. Sampled only, not 100% tested.

## **Programming**

The M27W102 has been designed to be fully compatible with the M27C1024 and has the same electronic signature. As a result the M27W102 can be programmed as the M27C1024 on the same programming equipment applying 12.75V on VPP and 6.25V on V<sub>CC</sub> by the use of the same PRESTO II algorithm. When delivered (and after each '1's erasure for UV EPROM), all bits of the M27W102 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The only way to change a '0' to a '1' is by die exopsure to ultraviolet light (UV EPROM). The M27W102 is in the programming mode when VPP input is at 12.75V,  $\overline{E}$  is at  $V_{IL}$  and  $\overline{P}$  is pulsed to  $V_{IL}$ . The data to be programmed is applied to 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V<sub>CC</sub> is specified to be  $6.25V \pm 0.25V$ .





Figure 6. Programming and Verify Modes AC Waveforms

Figure 7. Programming Flowchart



# PRESTO II Programming Algorithm

PRESTO II Programming Algorithm allows programming of the whole array with a guaranteed margin, in a typical time of 6.5 seconds. Programming with PRESTO II consists of applying a sequence of 100µs program pulses to each word until a correct verify occurs (see Figure 7). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE at V<sub>CC</sub> much higher than 3.6V, provides necessary margin to each programmed cell.

# **Program Inhibit**

Programming of multiple M27W102s in parallel with different data is also easily accomplished. Except for  $\overline{E}$ , all like inputs including  $\overline{G}$  of the parallel M27W102 may be common. A TTL low level pulse applied to a M27W102's  $\overline{P}$  input, with  $\overline{E}$  low and V<sub>PP</sub> at 12.75V, will program that M27W102. A high level  $\overline{E}$  input inhibits the other M27W102s from being programmed.

# **Program Verify**

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\overline{E}$  and  $\overline{G}$  at  $V_{IL}$ ,  $\overline{P}$  at  $V_{IH}$ ,  $V_{PP}$  at 12.75V and  $V_{CC}$  at 6.25V.

#### **On-Board Programming**

The M27W102 can be directly programmed in the application circuit. See the relevant Application Note AN620.

### **Electronic Signature**


The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C  $\pm$  5°C ambient temperature range that is required when programming the M27W102. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27W102 with  $V_{PP} = V_{CC} = 5V$ . Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during Electronic Signature mode. Byte 0 (A0 = V<sub>IL</sub>) represents the manufacturer code and byte 1 (A0 = V<sub>IH</sub>) the device identifier code. For the STMicroelectronics M27W102, these two identifier bytes are given in Table 4 and can be read-out on outputs Q7 to Q0.

Note that the M27W102 and M27C1002 have the same byte identifier.

## **ERASURE OPERATION (applies to UV EPROM)**

The erasure characteristics of the M27W102 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27W102 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27W102 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27W102 window to prevent unintentional erasure. The recommended erasure procedure for the M27W102 is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000  $\mu$ W/cm<sup>2</sup> power rating. The M27W102 should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

**Table 11. Ordering Information Scheme** 



Note: 1. High Speed, see AC Characteristics section for further information.

- 2. This speed also guarantees 70ns access time at  $V_{CC} = 3.0V$  to 3.6V. 3. These speeds are replaced by the 100ns.
- 4. Packages option available on request. Please contact STMicroelectronics local Sales Office.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

**Table 12. Revision History** 

Date	Revision Details				
July 1999	First Issue				
04/04/00	FDIP40W Package Dimension, L Max added (Table 13) TSOP40 Package Dimension changed (Table 16) 0 to 70°C Temperature Range deleted IPP changed (Table 7)				

Table 13. FDIP40W - 40 pin Ceramic Frit-seal DIP with window, Package Mechanical Data

Symbol		mm			inches	
Symbol	Тур	Min	Max	Тур	Min	Max
А			5.72			0.225
A1		0.51	1.40		0.020	0.055
A2		3.91	4.57		0.154	0.180
А3		3.89	4.50		0.153	0.177
В		0.41	0.56		0.016	0.022
B1	1.45	-	_	0.057	_	_
С		0.23	0.30		0.009	0.012
D		51.79	52.60		2.039	2.071
D2	48.26	-	_	1.900	-	-
E	15.24	_	_	0.600	ı	ı
E1		13.06	13.36		0.514	0.526
е	2.54	-	_	0.100	_	_
eA	14.99	_	_	0.590	_	ı
еВ		16.18	18.03		0.637	0.710
L		3.18	4.10	4.15	0.125	0.161
S		1.52	2.49	2 18 3	0.060	0.098
Ø	8.13	_	- %	0.320	_	ı
α		4°	11°	~0,,	4°	11°
N		40			40	

57

Table 14. PDIP40 - 40 pin Plastic DIP, 600 mils width, Package Mechanical Data

Symbol	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А	4.45	-	-	0.175	-	-
A1	0.64	0.38	-	0.025	0.015	-
A2		3.56	3.91		0.140	0.154
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		51.78	52.58		2.039	2.070
D2	48.26	-	-	1.900	-	-
E		14.80	16.26		0.583	0.640
E1		13.46	13.99		0.530	0.551
e1	2.54	_	-	0.100	-	-
eA	15.24	-	-	0.600	-	
eB		15.24	17.78	. A	0.600	0.700
L		3.05	3.81	76 30	0.120	0.150
S		1.52	2.29	3	0.060	0.090
α		0°	15°	-0//	0°	15°
N		40		.0	40	


Table 15. PLCC44 - 44 lead Plastic Leaded Chip Carrier, Package Mechanical Data

Symbol	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А		4.20	4.70		0.165	0.185
A1		2.29	3.04		0.090	0.120
A2		_	0.51		-	0.020
В		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
D		17.40	17.65		0.685	0.695
D1		16.51	16.66		0.650	0.656
D2		14.99	16.00		0.590	0.630
E		17.40	17.65		0.685	0.695
E1		16.51	16.66		0.650	0.656
E2		14.99	16.00		0.590	0.630
е	1.27	-	-	0.050	a -	-
F		0.00	0.25	4.16	0.000	0.010
R	0.89	-	-	0.035	- N-	-
N		44	1/2	20	44	
СР			0.10	CO		0.004

Table 16. TSOP40 - 40 lead Plastic Thin Small Outline, 10 x 14 mm, Package Mechanical Data

Symbol	mm			inch			
	Тур	Min	Max	Тур	Min	Max	
А			1.200			0.0472	
A1		0.050	0.150		0.0020	0.0059	
A2		0.950	1.050		0.0374	0.0413	
В		0.170	0.270		0.0067	0.0106	
С		0.100	0.210		0.0039	0.0083	
D		13.800	14.200		0.5433	0.5591	
D1		12.300	12.500		0.4843	0.4921	
е	0.500	_	-	0.0197	_	-	
E		9.900	10.100		0.3898	0.3976	
L		0.500	0.700		0.0197	0.0276	
α		0°	5°		0°	5°	
CP			0.100		a	0.0039	
N	40			40			

Figure 11. TSOP40 - 40 lead Plastic Thin Small Outline, 10 x 14 mm, Package Outline





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2000 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

57