

Data Sheet, Rev. 1 August 2001

NetLight[®] 2417K4A 1300 nm Laser 2.5 Gbits/s Transceiver



Available in a small form-factor, RJ-45 size, plastic package, the 2417K4A Transceiver is a high-performance, cost-effective, optical transceiver for SONET applications.

Features

- SONET SR OC-48, SDH I-16 applications
- High-speed, optical data interface for shelf-to-shelf interconnect
- Small form factor, RJ-45 size, 10-pin package
- LC duplex receptacle
- Uncooled 1300 nm laser transmitter with automatic output power control
- Transmitter disable input
- Wide dynamic range receiver with InGaAs PIN photodetector

- TTL signal-detect output
- Low power dissipation
- Single 3.3 V power supply
- LVPECL/CML compatible data inputs and CML compatible data outputs
- Operating temperature range: 0 °C to 70 °C
- Agere Systems Inc. Reliability and Qualification Program for built-in quality and reliability

Description

The 2417K4A transceiver is a high-speed, cost-effective optical transceiver intended for 2.488 Gbits/s shelf-to-shelf optical interconnect applications as well as SONET SR OC-48 and SDH I-16. The transceiver features proven Agere Systems optics and is packaged in a narrow-width plastic housing with an LC duplex receptacle. The receptacle fits into an RJ-45 form factor outline. The 10-pin package pinout conforms to a multisource transceiver agreement.

The transmitter features the ability to interface to both LVPECL and CML differential logic level data inputs. It also features a TTL logic level disable input. The receiver features differential CML logic level outputs and a TTL logic level signal-detect output.

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	0	5	V
Operating Case Temperature Range	Tc	0	70	°C
Storage Temperature Range	Tstg	-40	85	°C
Lead Soldering Temperature/Time	—	—	250/10	°C/s
Operating Wavelength Range	λ	1.1	1.6	μm

Pin Information




Figure 1. 2417K4A Transceiver, 10-Pin Configuration, Top View

1-967

Table 1. Transceiver Pin Descriptions

Pin Number	Symbol	Name/Description	Logic Family	
		Receiver		
MS	MS	Mounting Studs. The mounting studs are provided for transceiver mechanical attachment to the circuit board. They may also provide an optional connection of the transceiver to the equipment chassis ground.	NA	
1	VEER	Receiver Signal Ground.	NA	
2	VCCR	Receiver Power Supply.	NA	
3	SD	Signal Detect. Normal operation: logic one output. Fault condition: logic zero output.	LVTTL	
4	RD–	Received DATA Out.	CML	
5	RD+	Received DATA Out.	CML	
	Transmitter			
6	VCCT	Transmitter Power Supply.	NA	
7	Veet	Transmitter Signal Ground.	NA	
8	TDIS	Transmitter Disable.	LVTTL	
9	TD+	Transmitter DATA In . An internal 50 Ω termination is provided, consisting of a 100 Ω resistor between the TD+ and TD– pins.	LVPECL or CML	
10	TD-	Transmitter DATA In. See TD+ pin for terminations.	LVPECL or CML	

Electrostatic Discharge

Caution: This device is susceptible to damage as a result of electrostatic discharge (ESD). Take proper precautions during both handling and testing. Follow *EIA*[®] Standard *EIA*-625.

Although protection circuitry is designed into the device, take proper precautions to avoid exposure to ESD.

Agere Systems employs a human-body model (HBM) for ESD susceptibility testing and protection-design evaluation. ESD voltage thresholds are dependent on the critical parameters used to define the model. A standard HBM (resistance = $1.5 \text{ k}\Omega$, capacitance = 100 pF) is widely used and, therefore, can be used for comparison purposes. The HBM ESD threshold established for the 2417K4A transceiver is ±1000 V.

Application Information

The 2417 receiver section is a highly sensitive fiberoptic receiver. Although the data outputs are digital logic levels (CML), the device should be thought of as an analog component. When laying out system application boards, the 2417 transceiver should receive the same type of consideration one would give to a sensitive analog component.

Printed-Wiring Board Layout Considerations

A fiber-optic receiver employs a very high gain, widebandwidth transimpedance amplifier. This amplifier detects and amplifies signals that are only tens of nA in amplitude when the receiver is operating near its sensitivity limit. Any unwanted signal currents that couple into the receiver circuitry cause a decrease in the receiver's sensitivity and can also degrade the performance of the receiver's signal detect (SD) circuit. To minimize the coupling of unwanted noise into the receiver, careful attention must be given to the printedwiring board.

At a minimum, a double-sided printed-wiring board (PWB) with a large component-side ground plane beneath the transceiver must be used. In applications that include many other high-speed devices, a multilayer PWB is highly recommended. This permits the placement of power and ground on separate layers, which allows them to be isolated from the signal lines. Multilayer construction also permits the routing of sensitive signal traces away from high-level, high-speed signal lines. To minimize the possibility of coupling noise into the receiver section, high-level, high-speed signals such as transmitter inputs and clock lines should be routed as far away as possible from the receiver pins.

Noise that couples into the receiver through the power supply pins can also degrade performance. It is recommended that a pi filter, shown in Figure 3, be used for both the transmitter and receiver power supplies.

Data and Signal Detect Outputs

Due to the high switching speeds of CML outputs, transmission line design must be used to interconnect components. To ensure optimum signal fidelity, both data outputs (RD+/RD-) should be terminated identically. The signal lines connecting the data outputs to the next device should be equal in length and have matched impedances. Controlled impedance stripline or microstrip construction must be used to preserve the quality of the signal into the next component and to minimize reflections back into the receiver, which could degrade its performance. Excessive ringing due to reflections caused by improperly terminated signal lines makes it difficult for the component receiving these signals to decipher the proper logic levels and can cause transitions to occur where none were intended. Also, by minimizing high-frequency ringing, possible EMI problems can be avoided.

The signal-detect output is positive LVTTL logic. A logic low at this output indicates that the optical signal into the receiver has been interrupted or that the light level has fallen below the minimum signal-detect threshold. This output should not be used as an error rate indicator, since its switching threshold is determined only by the magnitude of the incoming optical signal.




Figure 2. Data Input/Output Logic Level Definitions

Application Information (continued)

Transceiver Processing

When the process plug is placed in the transceiver's optical port, the transceiver and plug can withstand normal wave soldering and aqueous spray cleaning processes. However, the transceiver is not hermetic, and should not be subjected to immersion in cleaning solvents. The transceiver case should not be exposed to temperatures in excess of 125 °C. The transceiver pins can be wave soldered at 250 °C for up to 10 seconds. The process plug should only be used once. After removing the process plug from the transceiver, it must not be used again as a process plug; however, if it has not been contaminated, it can be reused as a dust cover.

Transceiver Optical and Electrical Characteristics

Table 2. Transmitter Optical and Electrical Characteristics (Tc = 0 °C to 70 °C; Vcc = 3.135 V—3.465 V)

Parameter	Symbol	Min	Max	Unit
Average Optical Output Power (EOL)	Po	-10.0	-3.0	dBm
Optical Wavelength	λς	1266	1360	nm
Spectral Width	$\Delta\lambda$ RMS $_{abc}$	34 - A	4	nm
Dynamic Extinction Ratio	EXT	8.2	_	dB
Output Optical Eye	Compliant with SONET GR-253-CORE and			
	ITU-T G.957 Eye Mask Requirements			
Power Supply Current	Ісст	—	190	mA
Input Data Voltage:				
Single Ended*	VINp-p	150	800	mVp-p
Differential*	VINp-p	300	1600	mVp-p
Transmit Disable Voltage [†]	VD	Vcc – 0.9	Vcc	V
Transmit Enable Voltage [†]	Ven	Vee	Vee + 0.8	V

* 50 % load, measured single ended. Differential operation is necessary for optimum performance. (See Figure 2 for visual representation.) † TTL compatible interface.

Table 3. Receiver Optical and Electrical Characteristics	(Tc = 0 °C to 70 °C; Vcc = 3.135 V—3.465 V)

Symbol	Min	Max	Unit
Pi	—	-18	dBm
Рмах	-3		dBm
ICCR		110	mA
Voutp-p	300	500	mVp-p
Voutp-p	600	1000	mVp-p
LSTD	-45	-19	dBm
LST	—	-18.5	dBm
HYS	0.5	6	dB
Vol	0.0	0.8	V
Voн	2.4	Vcc	V
SDRT		100	μs
	Рі Рмах Ісск Voutp-p Voutp-p Voutp-p LSTD LSTI HYS Vol Vol	Pi — Pмах -3 ICCR — VOUTp-p 300 VOUTp-p 600 LSTD -45 LSTI — HYS 0.5 VOL 0.0 VOH 2.4	Pi — — Рмах —3 — Iccr — 110 Voutp-p 300 500 Voutp-p 600 1000 LSTD —45 —19 LSTI — —18.5 HYS 0.5 6 Vol 0.0 0.8 VOH 2.4 Vcc

* $2^{23} - 1$ PRBS with a BER of 1 x 10^{-10} .


† 50 ¾ load, measured single ended. Differential operation is necessary for optimum performance.(See Figure 2 for visual representation.) ‡ TTL compatible interface.

Qualification and Reliability

To help ensure high product reliability and customer satisfaction, Agere Systems is committed to an intensive quality program that starts in the design phase and proceeds through the manufacturing process. Optoelectronic modules are qualified to Agere Systems internal standards as well as other appropriate industry standards using MIL-STD-883 test methods and procedures and using sampling techniques consistent with *Telcordia Technologies*[®] requirements.

In addition, the design, development, and manufacturing facilities of Agere Systems Optoelectronics unit are certified to be in full compliance with the latest *ISO*[®]-9001 quality system standards.

Electrical Schematic




* Ferrite beads can be used as an option.

† For all capacitors, MLC caps are recommended



1-968(F).a

Electrical Data Interface—Current Mode Logic (CML)



(A) TRANSMITTER INTERFACE—dc COUPLED—(CML)




Figure 4. 3.3 V Transceiver Interface with 3.3 V ICs and CML

1-1033(F).c

Alternate Electrical Data Interface Options





Figure 5. 3.3 V Transceiver Interface with 3.3 V ICs

1-1033(F).b

Outline Diagrams

Package Outline


Dimensions are in inches and (millimeters).



Outline Diagrams (continued)

Printed-Wiring Board Layout *, †

Dimensions are in inches and (millimeters).




* The hatched areas are keep-out areas reserved for housing standoffs. No metal traces of ground connection in keep-out area. † Twenty-pin module shown; 10-pin module requires only 16 PWB holes.

Outline Diagrams (continued)

Recommended Panel Opening

Dimensions are in inches and (millimeters).



Laser Safety Information

Class I Laser Product


FDA/CDRH Class I laser product. All versions of the transceiver are Class I laser products per CDRH, 21 CFR 1040 Laser Safety requirements. All versions are Class I laser products per *IEC*[®] 60825-1:1993. The transceiver has been certified with the FDA under accession number 9520668.

CAUTION: Use of controls, adjustments, and procedures other than those specified herein may result in hazardous laser radiation exposure.

This product complies with 21 CFR 1040.10 and 1040.11. Wavelength = 1.3 μm Maximum power = 1.0 mW

Because of size constraints, laser safety labeling is not affixed to the module but is attached to the outside of the shipping carton.

Product is not shipped with power supply.



Ordering Information

Description	Device Code	Comcode
2.5 Gbits/s 2 x 5 SFF LC Transceiver	2417K4A	108685587



EIA is a registered trademark of The Electronic Industries Association. *Telcordia Technologies* is a registered trademark of Telcordia Technologies, Inc. *ISO* is a registered trademark of The International Organization for Standardization. *IEC* is a registered trademark of The International Electrotechnical Commission.

For additional	information, contact your Agere Systems Account Manager or the following:
INTERNET:	http://www.agere.com
E-MAIL:	docmaster@agere.com
N. AMERICA:	Agere Systems Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18109-3286
	1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106)
ASIA:	Agere Systems Hong Kong Ltd., Suites 3201 & 3210-12, 32/F, Tower 2, The Gateway, Harbour City, Kowloon
	Tel. (852) 3129-2000, FAX (852) 3129-2020
	CHINA: (86) 21-5047-1212 (Shanghai), (86) 10-6522-5566 (Beijing), (86) 755-695-7224 (Shenzhen)
	JAPAN: (81) 3-5421-1600 (Tokyo), KOREA: (82) 2-767-1850 (Seoul), SINGAPORE: (65) 778-8833, TAIWAN: (886) 2-2725-5858 (Taipei)
EUROPE:	Tel. (44) 7000 624624, FAX (44) 1344 488 045

Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. NetLight is a registered trademark of Agere Systems Inc.

Copyright © 2001 Agere Systems Inc. All Rights Reserved

