



February 1992  
Revised June 2001

## 74LVQ157

### Low Voltage Quad 2-Input Multiplexer

#### General Description

The LVQ157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present the selected data in the true (non inverted) form. The LVQ157 can also be used as a function generator.

#### Features



- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Guaranteed incident wave switching into  $75\Omega$ .

#### Ordering Code:


Order Number	Package Number	Package Description
74LVQ157SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVQ157SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### Logic Symbols



#### Connection Diagram



#### Pin Descriptions

Pin Names	Description
l0a-l0d	Source 0 Data Inputs
l1a-l1d	Source 1 Data Inputs
E	Enable Input
S	Select Input
Za-Zd	Outputs

### Truth Table

Inputs			Outputs	
$\bar{E}$	S	$I_0$	$I_1$	Z
H	X	X	X	L
L	H	X	L	L
L	H	X	H	H
L	L	L	X	L
L	L	H	X	H

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

### Functional Description

The LVQ157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input ( $\bar{E}$ ) is active-LOW. When  $\bar{E}$  is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The LVQ157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$Z_a = \bar{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \bar{S})$$


$$Z_b = \bar{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \bar{S})$$

$$Z_c = \bar{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \bar{S})$$

$$Z_d = \bar{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \bar{S})$$

A common use of the LVQ157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The LVQ157 can generate any four of the sixteen different functions of two variables with one variable common. This is useful for implementing gating functions.

### Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### Absolute Maximum Ratings (Note 1)

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ )	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage ( $V_I$ )	-0.5V to $V_{CC} + 0.5V$
DC Output Diode Current ( $I_{OK}$ )	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage ( $V_O$ )	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current ( $I_O$ )	±50 mA
DC $V_{CC}$ or Ground Current ( $I_{CC}$ or $I_{GND}$ )	±200 mA
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
DC Latch-Up Source or Sink Current	±100 mA

### Recommended Operating Conditions (Note 2)

Supply Voltage ( $V_{CC}$ )	2.0V to 3.6V
Input Voltage ( $V_I$ )	0V to $V_{CC}$
Output Voltage ( $V_O$ )	0V to $V_{CC}$
Operating Temperature ( $T_A$ )	-40°C to +85°C
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
$V_{IN}$ from 0.8V to 2.0V	
$V_{CC} @ 3.0V$	125 mV/ns

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 2:** Unused inputs must be held HIGH or LOW. They may not float.

### DC Electrical Characteristics

Symbol	Parameter	$V_{CC}$ (V)	$T_A = +25^\circ C$		Units	Conditions
			Typ	Guaranteed Limits		
$V_{IH}$	Minimum High Level Input Voltage	3.0	1.5	2.0	2.0	V $V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
$V_{IL}$	Maximum Low Level Input Voltage	3.0	1.5	0.8	0.8	V $V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
$V_{OH}$	Minimum High Level Output Voltage	3.0	2.99	2.9	2.9	V $I_{OUT} = -50 \mu A$
		3.0		2.58	2.48	V $V_{IN} = V_{IL}$ or $V_{IH}$ (Note 3) $I_{OH} = -12 mA$
$V_{OL}$	Maximum Low Level Output Voltage	3.0	0.002	0.1	0.1	V $I_{OUT} = 50 \mu A$
		3.0		0.36	0.44	V $V_{IN} = V_{IL}$ or $V_{IH}$ (Note 3) $I_{OL} = 12 mA$
$I_{IN}$	Maximum Input Leakage Current	3.6		±0.1	±1.0	$\mu A$ $V_I = V_{CC}$ , GND
$I_{OLD}$	Minimum Dynamic Output Current (Note 4)	3.6			36	$mA$ $V_{OLD} = 0.8V$ Max (Note 5)
$I_{OHD}$		3.6			-25	$mA$ $V_{OHD} = 2.0V$ Min (Note 5)
$I_{CC}$	Maximum Quiescent Supply Current	3.6		4.0	40.0	$\mu A$ $V_{IN} = V_{CC}$ or GND
$V_{OLP}$	Quiet Output Maximum Dynamic $V_{OL}$	3.3	0.7	0.8		V (Note 6)(Note 7)
$V_{OLV}$	Quiet Output Minimum Dynamic $V_{OL}$	3.3	-0.4	-0.8		V (Note 6)(Note 7)
$V_{IHD}$	Maximum High Level Dynamic Input Voltage	3.3	1.7	2.0		V (Note 6)(Note 8)
$V_{ILD}$	Maximum Low Level Dynamic Input Voltage	3.3	1.6	0.8		V (Note 6)(Note 8)

**Note 3:** All outputs loaded; thresholds on input associated with output under test.

**Note 4:** Maximum test duration 2.0 ms, one output loaded at a time.

**Note 5:** Incident wave switching on transmission lines with impedances as low as  $75\Omega$  for commercial temperature range is guaranteed for.

**Note 6:** Worst case package.

**Note 7:** Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

**Note 8:** Max number of Data Inputs (n) switching. (n - 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ), f = 1 MHz.

### AC Electrical Characteristics


Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Units
			Min	Typ	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay S to Z <sub>n</sub>	2.7 3.3 ± 0.3	1.5 1.5	84 7.0	16.2 11.5	1.5 1.5	19.0 13.0	ns
t <sub>PHL</sub>	Propagation Delay S to Z <sub>n</sub>	2.7 3.3 ± 0.3	1.5 1.5	7.8 6.5	15.5 11.0	1.5 1.5	17.0 12.0	ns
t <sub>PLH</sub>	Propagation Delay E to Z <sub>n</sub>	2.7 3.3 ± 0.3	1.5 1.5	8.4 7.0	16.2 11.5	1.5 1.5	19.0 13.0	ns
t <sub>PHL</sub>	Propagation Delay E to Z <sub>n</sub>	2.7 3.3 ± 0.3	1.5 1.5	7.8 6.5	15.5 11.0	1.5 1.5	17.0 12.0	ns
t <sub>PLH</sub>	Propagation Delay I <sub>n</sub> to Z <sub>n</sub>	2.7 3.3 ± 0.3	1.5 1.5	6.0 5.0	12.0 8.5	1.0 1.0	13.0 9.0	ns
t <sub>PHL</sub>	Propagation Delay I <sub>n</sub> to Z <sub>n</sub>	2.7 3.3 ± 0.3	1.5 1.5	6.0 5.0	11.3 8.0	1.0 1.0	13.0 9.0	ns
t <sub>OSSH</sub> , t <sub>OSLH</sub>	Output to Output Skew (Note 9) Data to Output	2.7 3.3 ± 0.3		1.0 1.0	1.5 1.5		1.5 1.5	ns

**Note 9:** Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSSH</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.


### Capacitance

Symbol	Parameter	Typ	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>C</sub> = Open
C <sub>PD</sub> (Note 10)	Power Dissipation Capacitance	34.0	pF	V <sub>CC</sub> = 3.3V

**Note 10:** C<sub>PD</sub> is measured at 10 MHz.

**Physical Dimensions** inches (millimeters) unless otherwise noted

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
Package Number M16A

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)**16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
Package Number M16D**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)