December 1994

National Semiconductor

54F/74F00 **Quad 2-Input NAND Gate**

General Description

+

This device contains four independent gates, each of which performs the logic NAND function.

Ordering Code: See Section 0

Commercial	Military Package		Package Description				
		Number					
74F00PC		N14A	14-Lead (0.300" Wide) Molded Dual-In-Line				
	54F00DM (Note 2)	J14A	14-Lead Ceramic Dual-In-Line				
74F00SC (Note 1)		M14A	14-Lead (0.150" Wide) Molded Small Outline, JEDEC				
74F00SJ (Note 1)		M14D	14-Lead (0.300" Wide) Molded Small Outline, EIAJ				
	54F00FM (Note 2)	W14B	14-Lead Cerpack				
	54F00LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C				

62.5


Features

Guaranteed 4000V minimum ESD protection

+

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

ffix = DMQB, FMQB and LMQB. Note 2: Military grade device with environmental and burn-in processing. Use s



+

54F/74F00

DSXXX

54F/74F00 Quad 2-Input NAND Gate

1

		54F/74F				
Pin Names	Description	U.L.	Input I _{IH} /I _{IL}			
		HIGH/LOW	Output I _{OH} /I _{OL}			
A _n , B _n	Inputs	1.0/1.0	20 µA/–0.6 mA			
Ōn	Outputs	50/33.3	–1 mA/20 mA			



www.national.com

+

DSXXX

Absolute Maximum Ratings (Note 3)

Storage Temperature Ambient Temperature under Bias	−65°C to +150°C −55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	–55°C to +150°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 4)	-0.5V to +7.0V
Input Current (Note 4)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to $V_{\rm CC}$
TRI-STATE [®] Output	-0.5V to +5.5V
Current Applied to Output	

in LOW State (Max) twice the rated $\rm I_{OL}$ (mA) ESD Last Passing Voltage (Min) 4000V

Recommended Operating Conditions

+

Free Air Ambient Temperature Commercial 0°C to +70°C Supply Voltage Commercial +4.5V to +5.5V Note 3: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 4: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

+

Symbol	ol Parameter		54F/74F			V _{cc}	Conditions	
			Тур	Max	1		2	
VIH	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal	
VIL	Input LOW Voltage			0.8	V	14	Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH 54F 10% V _{CC}	2.5		38	2	-	и _{он} = –1 mA	
	Voltage 74F 10% V _{CC}	2.5			V	Min	I _{он} = –1 mA	
	74F 5% V _{CC}	2.7			6.0		I _{он} = –1 mA	
V _{OL}	Output LOW 54F 10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA	
	Voltage 74F 10% V _{cc}			0.5			I _{OL} = 20 mA	
IIH	Input HIGH 54F			20.0	μA	Max	V _{IN} = 2.7V	
	Current 74F			5.0				
I _{BVI}	Input HIGH Current 54F			100	μA	Max	V _{IN} = 7.0V	
	Breakdown Test 74F			7.0				
I _{CEX}	Output HIGH 54F			250	μA	Max	$V_{OUT} = V_{CC}$	
	Leakage Current 74F			50				
V _{ID}	Input Leakage 74F	4.75			V	0.0	I _{ID} = 1.9 μA	
	Test						All other pins grounded	
I _{OD}	Output Leakage 74F			3.75	μA	0.0	V _{IOD} = 150 mV	
	Circuit Current						All other pins grounded	
I _{IL}	Input LOW Current			-0.6	mA	Max	V _{IN} = 0.5V	
l _{os}	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V	
I _{CCH}	Power Supply Current		1.9	2.8	mA	Max	V _o = HIGH	
I _{CCL}	Power Supply Current		6.8	10.2	mA	Max	V _O = LOW	

AC Electrical Characteristics

See Section 0 for Waveforms and Load Configurations

Symbol	Parameter	74F T _A = +25°C V _{CC} = +5.0V C _L = 50 pF		$54F$ $T_{A}, V_{CC} = MiI$ $C_{L} = 50 \text{ pF}$		74F T _A , V _{CC} = Com C _L = 50 pF		Units	Fig. No.	
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	2.4	3.7	5.0	2.0	7.0	2.4	6.0	ns	**-**
t _{PHL}	A_n , B_n to \overline{O}_n	1.5	3.2	4.3	1.5	6.5	1.5	5.3		
	•	•							•	

DSXXX

DSXXX




3

3


www.national.com






Book Extract End

PrintDate=1997/08/27 PrintTime=13:03:44 9738 ds009454 Rev. No. 1 cmserv **Proof**



+

6




7

7

54F/74F00 Quad 2-Input NAND Gate

_



+

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.