1OE 1

1Q1 🛛 2

1Q2 🛛 3

GND 4

1Q3 🛛 5

1Q4 **[**6

1Q5 🛛 8

1Q6 🛛 9

GND [] 10

1Q7 🚺 11

1Q8 | 12

2Q1 🛛 13

2Q2 114

GND 115

2Q3 16

2Q4 17

V_{CC} [18

2Q5 🛛 19

2Q6 20

·Com.G

SN54ALVTH16373 . . . WD PACKAGE SN74ALVTH16373 ... DGG, DGV, OR DL PACKAGE

(TOP VIEW)

SCES067F - JUNE 1996 - REVISED JANUARY 1999

48 🛛 1LE

47 1D1

46 1D2

45 GND

44 🛛 1D3

43 🛛 1D4

42 VCC

41 1D5 40 1D6

39 GND

38 🛛 1D7

37 1D8

36 2D1

35 🛛 2D2

34 GND

33 2D3

32 2D4

31 VCC

30 2D5

29 2D6

- State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus™ Design for 2.5-V and 3.3-V Operation and Low Static **Power Dissipation**
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V_{CC})
- Typical VOLP (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25° C
- High Drive (-24/24 mA at 2.5-V and -32/64 mA at 3.3-V V_{CC})
- Power Off Disables Outputs, Permitting Live Insertion
- High-Impedance State During Power Up and Power Down Prevents Driver Conflict
- Uses Bus Hold on Data Inputs in Place of **External Pullup/Pulldown Resistors to** Prevent the Bus From Floating
- Auto3-State Eliminates Bus Current Loading When Output Exceeds V_{CC} + 0.5 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model; and Exceeds 1000 V Using Charged-Device Model, Robotic Method
- Flow-Through Architecture Facilitates Printed Circuit Board Layout
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

description

The 'ALVTH16373 devices are 16-bit transparent D-type latches with 3-state outputs designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all narameters



Copyright © 1999. Texas Instruments Incorporated

GND [2Q7 [2Q8 [2OE [22	28 27 26 25	GND 2D7 2D8 2LE

description (continued)


A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN54ALVTH16373 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALVTH16373 is characterized for operation from -40°C to 85°C.





SCES067F - JUNE 1996 - REVISED JANUARY 1999





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V_{Ω} (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	
Output current in the low state, IO: SN54ALVTH16373	96 mA
SN74ALVTH16373	128 mA
Output current in the high state, Io: SN54ALVTH16373	
SN74ALVTH16373	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, 0,1A (see Note 2): DGG package	
DGV package	
DL package	
Storage temperature range, T _{sta}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions, V_{CC} = 2.5 V \pm 0.2 V (see Note 3)

			SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage		2.3		2.7	2.3		2.7	V
VIH	High-level input voltage		1.7			1.7			V
VIL	Low-level input voltage		Ĩ.	0.7			0.7	V	
VI	Input voltage	0	Vcc	5.5	0	VCC	5.5	V	
ЮН	High-level output current			2	-6			-8	mA
1.01	Low-level output current			(C)	6			8	mA
IOL	Low-level output current; current duty cycle \leq	50%; f ≥ 1 kHz	20	5	18			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	2		10			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200			200			μs/V
Тд	Operating free-air temperature	-55		125	-40		85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



recommended operating conditions, V_{CC} = 3.3 V \pm 0.3 V (see Note 3)

			SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage		4	0.8			0.8	V	
VI	Input voltage	0	Vcc	5.5	0	VCC	5.5	V	
IOH	High-level output current			2	-24			-32	mA
	Low-level output current			5	24			32	mA
IOL	Low-level output current; current duty cycle \leq	50%; f ≥ 1 kHz	40	2	48			64	ША
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	2		10			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	Power-up ramp rate				200			μs/V
Т _А	Operating free-air temperature	-55		125	-40		85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.





	DAMETED	TEAT OF		SN54	ALVTH1	6373	SN74	ALVTH1	6373		
PA	RAMETER	TEST CC	ONDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 2.3 V,	lı = –18 mA			-1.2			-1.2	V	
		V _{CC} = 2.3 V to 2.7 V,	I _{OH} = -100 μA	VCC-0	.2		VCC-0	.2			
Vон			IOH = -6 mA	1.8						V	
		V _{CC} = 2.3 V	IOH = -8 mA				1.8				
		V _{CC} = 2.3 V to 2.7 V,	I _{OL} = 100 μA			0.2			0.2		
			I _{OL} = 6 mA			0.4					
VOL		V _{CC} = 2.3 V	I _{OL} = 8 mA						0.4	V	
	V(() = 2.3 V		IOL = 18 mA			0.5					
			I _{OL} = 24 mA						0.5		
	Control inputs	V _{CC} = 2.7 V,	$V_I = V_{CC} \text{ or } GND$			±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V _I = 5.5 V			10			10		
II .			VI = 5.5 V			10			10	μA	
	Data inputs	V _{CC} = 2.7 V	$V_{I} = V_{CC}$		- 5	1			1		
			$V_{I} = 0$	40		-5			-5		
loff		V _{CC} = 0,	V _I or V _O = 0 to 4.5 V \sim		No.				±100	μΑ	
I _{BHL} ‡		V _{CC} = 2.3 V,	VI = 0.7 V		115			115		μΑ	
IBHH§		V _{CC} = 2.3 V,	Vj = 1.7 V	OV	-10			-10		μΑ	
IBHLO	ſ	V _{CC} = 2.7 V,	VI = 0 to VCC	300			300			μΑ	
Івнно		V _{CC} = 2.7 V,	$V_{I} = 0$ to V_{CC}	-300			-300			μΑ	
I _{EX}		V _{CC} = 2.3 V,	V _O = 5.5 V			125			125	μΑ	
IOZ(PU	J/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_O = 0.5 \text{ V}$ V _I = GND or V _{CC} , \overline{OE} =	to V _{CC} , don't care			±100			±100	μΑ	
IOZH		V _{CC} = 2.7 V	V _O = 2.3 V, V _I = 0.7 V or 1.7 V			5			5	μΑ	
IOZL		V _{CC} = 2.7 V	V _O = 0.5 V, V _I = 0.7 V or 1.7 V			-5			-5	μΑ	
		V _{CC} = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1		
ICC IC		$I_{O} = 0,$	Outputs low		2.3	4.5		2.3	4.5	mA	
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled		0.04	0.1		0.04	0.1		
Ci		V _{CC} = 2.5 V,	V _I = 2.5 V or 0		3.5			3.5		pF	
Co		V _{CC} = 2.5 V,	V _O = 2.5 V or 0		6			6		pF	

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

[†] All typical values are at V_{CC} = 2.5 V, T_A = 25°C.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

[#] An external driver must sink at least IBHHO to switch this node from high to low.

|| Current into an output in the high state when $V_O > V_{CC}$

*High-impedance state during power up or power down



electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

		TEAT		SN54A	LVTH1	6373	SN74	ALVTH1	6373	
Ρ/	ARAMETER	IESTO	ONDITIONS	MIN	түр†	MAX	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 3 V,	lj = -18 mA			-1.2			-1.2	V
		V _{CC} = 3 V to 3.6 V,	I _{OH} = −100 μA	V _{CC} -0.2	2		V _{CC} -0.	.2		
Vон			I _{OH} = -24 mA	2						V
		V _{CC} = 3 V	I _{OH} = -32 mA				2			
		V _{CC} = 3 V to 3.6 V,	I _{OL} = 100 μA	0.2					0.2	
			I _{OL} = 16 mA						0.4	
Vai			I _{OL} = 24 mA			0.5				V
VOL		$V_{CC} = 3 V$	I _{OL} = 32 mA						0.5	v
			I _{OL} = 48 mA			0.55				
			I _{OL} = 64 mA						0.55	
	Control inputs	V _{CC} = 3.6 V,	$V_{I} = V_{CC}$ or GND			<u>\$</u> ±1			±1	
	Control inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V		1	10			10	
lj –			V _I = 5.5 V		2	10			10	μΑ
	Data inputs	V _{CC} = 3.6 V	$V_{I} = V_{CC}$	28.	40	1			1	
			$V_{\parallel} = 0$	1 B	3	6-5			-5	
l _{off}		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$		3				±100	μΑ
I _{BHL} ‡		V _{CC} = 3 V,	V _I = 0.8 V	75			75			μA
IBHH§		V _{CC} = 3 V,	$V_{I} = 2 V$	-75			-75			μA
I BHLO		V _{CC} = 3.6 V,	$V_{I} = 0$ to V_{CC}	500			500			μA
Івннс		V _{CC} = 3.6 V,	$V_{I} = 0$ to V_{CC}	-500			-500			μA
IEX		V _{CC} = 3 V,	Vo = 5.5 V			125			125	μΑ
IOZ(PI	U/PD)☆	$V_{CC} \le 1.2 \text{ V}, \text{ V}_{O} = \frac{0.5}{\text{OE}}$ V _I = GND or V _{CC} , OE	V to V _{CC} , = don't care			±100			±100	μA
IOZH		V _{CC} = 3.6 V	$V_{O} = 3 V,$			5			5	μA
			$V_{I} = 0.8 V \text{ or } 2 V$							
IOZL		V _{CC} = 3.6 V	$V_{O} = 0.5 V,$			-5			-5	μA
			$V_{I} = 0.8 V \text{ or } 2 V$		0.07	0.4		0.07	0.4	
		$V_{CC} = 3.6 V,$	Outputs high		0.07	0.1		0.07	0.1	
ICC		$I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low	<u> </u>	3.2	5.5	<u> </u>	3.2	5	mA
			Outputs disabled		0.07	0.1		0.07	0.1	
∆ICC⊏]	$V_{CC} = 3 V \text{ to } 3.6 V, \text{ On}$ Other inputs at V_{CC} or				0.4			0.4	mA
Ci		V _{CC} = 3.3 V,	V _I = 3.3 V or 0		3.5			3.5		pF
Co		V _{CC} = 3.3 V,	V _O = 3.3 V or 0		6			6		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least I_{BHHO} to switch this node from high to low.

II Current into an output in the high state when VO > VCC

 \star High-impedance state during power up or power down

□ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			SN54ALVTH16373	SN74ALVTH16373	UNIT
			MIN MAX	MIN MAX	
tw	Pulse duration, LE high		1.5	1.5	ns
	Only of the state before LE	Data high	1.1,2	1	
t _{su}	Setup time, data before LE \downarrow	Data low	1.6	1.5	ns
t.	Hold time, data after LE \downarrow	Data high	S1	0.9	ns
th	Hold lime, data alter $LE\downarrow$	Data low	2 1.6	1.5	115

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

			SN54ALV	TH16373	SN74ALVT	H16373	UNIT
			MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high		1.5	E	1.5		ns
		Data high	1.5	2	1.4		
t _{su}	Setup time, data before LE \downarrow	Data low			0.9		ns
4.	Lield free data after t	Data high	21		0.9		
th	Hold time, data after LE \downarrow	Data low	5 1.5		1.4		ns
			A		•		

switching characteristics over recommended operating free-air temperature range, C_L = 30 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALVTH16373	SN74ALVTH16373	UNIT
PARAMETER	(INPUT) (OUTPUT)		MIN MAX	MIN MAX	
^t PLH	D	Q	1 3.4	1 3.3	ns
^t PHL	U	Q	1 4.3	1 4.2	115
^t PLH	LE	Q	1.4 🏠 3.9	1.5 3.8	ns
^t PHL	EL	Q	1.4 4.6	1.5 4.5	
^t PZH	ŌĒ	Q	1.7 4.4	1.8 4.3	ns
^t PZL	UE	Q	1.4 4.1	1.5 4	
^t PHZ	ŌĒ	Q	21.4 4.7	1.5 4.6	ns
^t PLZ	UE	Υ Υ	1 3.7	1 3.6	


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVTH1	6373	SN74ALVT	H16373	UNIT
PARAMETER	(INPUT) (OUTPUT)		MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Q	1	3.2	1	3.1	ns
^t PHL	D	Q	1	3.4	1	3.3	115
^t PLH	LE	LE Q 1				3.3	ns
^t PHL	LL	Q	1 2	3.6	1	3.5	115
^t PZH	OE	Q	1.3	4.1	1.4	4	ns
^t PZL	UE	Q	70	3.5	1	3.4	115
^t PHZ	OE	0	Q 1.4	5	1.5	4.9	ns
^t PLZ	UE	Q	1.4	4.6	1.5	4.5	115

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCES067F - JUNE 1996 - REVISED JANUARY 1999




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCES067F - JUNE 1996 - REVISED JANUARY 1999



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform22 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

27-Sep-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ALVTH16373DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373GRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373GRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373VRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373VRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373ZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74ALVTH16373DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16373DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16373GR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16373KR	NRND	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74ALVTH16373VR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD**: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the



PACKAGE OPTION ADDENDUM

27-Sep-2007

accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







PACKAGE MATERIALS INFORMATION

22-Sep-2007

TAPE AND REEL BOX INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPES




Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ALVTH16373ZQLR	ZQL	56	SITE 32	330	16	4.8	7.3	1.45	8	16	Q1
SN74ALVTH16373DLR	DL	48	SITE 41	330	32	11.35	16.2	3.1	16	32	Q1
SN74ALVTH16373GR	DGG	48	SITE 41	330	24	8.6	15.8	1.8	12	24	Q1
SN74ALVTH16373KR	GQL	56	SITE 32	330	16	4.8	7.3	1.45	8	16	Q1
SN74ALVTH16373VR	DGV	48	SITE 41	330	24	6.8	10.1	1.6	12	24	Q1



PACKAGE MATERIALS INFORMATION


22-Sep-2007



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
74ALVTH16373ZQLR	ZQL	56	SITE 32	346.0	346.0	0.0
SN74ALVTH16373DLR	DL	48	SITE 41	346.0	346.0	0.0
SN74ALVTH16373GR	DGG	48	SITE 41	346.0	346.0	0.0
SN74ALVTH16373KR	GQL	56	SITE 32	346.0	346.0	0.0
SN74ALVTH16373VR	DGV	48	SITE 41	346.0	346.0	0.0

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-285 variation BA-2.


D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).




MECHANICAL DATA

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

PLASTIC SMALL-OUTLINE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

- D. Falls within JEDEC: 24/48 Pins MO-153
 - 14/16/20/56 Pins MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

Β. This drawing is subject to change without notice.

- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.




MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

PLASTIC SMALL-OUTLINE PACKAGE

DGG (R-PDSO-G**) 48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications		
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio	
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive	
DSP	dsp.ti.com	Broadband	www.ti.com/broadband	
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol	
Logic	logic.ti.com	Military	www.ti.com/military	
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork	
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security	
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony	
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video	
		Wireless	www.ti.com/wireless	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated