

October 1992 Revised February 2005

74VHC00 Quad 2-Input NAND Gate

General Description

The VHC00 is an advanced high-speed CMOS 2-Input NAND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages, including buffer output, which provide high noise immunity and stable output. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High Speed: $t_{PD} = 3.7$ ns (typ) at $T_A = 25$ °C
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min)
- Power down protection is provided on all inputs
- Low noise: V_{OLP} = 0.8V (max)
- Low power dissipation: $I_{CC} = 2 \mu A \text{ (max)}$ at $T_A = 25 \text{°C}$
- Pin and function compatible with 74HC00




Order Number	Package Number	Package Description
74VHC00M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC00MX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC00SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC00MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC00MTCX_NL* (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC00N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.


Logic Symbol



Pin Descriptions

Pin Names	Description
A _n , B _n	Inputs
\overline{O}_n	Outputs

Connection Diagram



Truth Table

Α	В	ō
L	L	Н
L	Н	Н
Н	L	Ι
Н	H	Ĺ

Absolute Maximum Ratings(Note 2)

Supply Voltage (V_{CC}) -0.5V to +7.0V DC Input Voltage (V_{IN}) -0.5V to +7.0V DC Output Voltage (V_{OUT}) -0.5V to V_{CC} +0.5V Input Diode Current (I_{IK}) -20 mA Output Diode Current (I_{OK}) ±20 mA DC Output Current (I_{OUT}) ±25 mA DC V_{CC}/GND Current (I_{CC}) ±50 mA -65°C to +150°C Storage Temperature (T_{STG})

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 3)

Input Rise and Fall Time (t_r, t_f)

$$\begin{split} \text{V}_{\text{CC}} = 3.3 \text{V} \pm 0.3 \text{V} & \text{0 ns/V} \sim 100 \text{ ns/V} \\ \text{V}_{\text{CC}} = 5.0 \text{V} \pm 0.5 \text{V} & \text{0 ns/V} \sim 20 \text{ ns/V} \end{split}$$

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}		T _A = 25°0	С	$T_A = -40^{\circ}C$	to +85°C	Units	Cor	nditions
Cynnbon	i diametei	(V)	Min	Тур	Max	Min	Max	Oilles	Conditions	
V _{IH}	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 - 5.5	0.7 V _{CC}		· Be	0.7 V _{CC}	C	V		
V _{IL}	LOW Level	2.0		-	0.50	- 46	0 .50	V		
	Input Voltage	3.0 - 5.5			0.3 V _{CC}	01,	0.3 V _{CC}	V		
V _{OH}	HIGH Level	2.0	1.9	2.0	G.	1.9			$V_{IN} = V_{IH}$	I _{OH} = -50 μA
	Output Voltage	3.0	2.9	3.0		2.9		V	or V_{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		I _{OH} = -4mA
		4.5	3.94			3.80		V		$I_{OH} = -8mA$
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		I _{OL} = 4 mA
		4.5			0.36		0.44	V		$I_{OL} = 8 \text{ mA}$
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μА	$V_{IN} = 5.5V$	or GND
Icc	Quiescent Supply Current	5.5			2.0		20.0	μА	$V_{IN} = V_{CC}$	or GND

Noise Characteristics

Symbol	Parameter	V _{CC}	T _A =	25°C	Units	Conditions	
Syllibol	r al allietei	(V)	Тур	Limit	Units		
V _{OLP}	Quiet Output Maximum	5.0	0.3	0.8	V	C _L = 50 pF	
(Note 4)	Dynamic V _{OL}						
V _{OLV}	Quiet Output Minimum	5.0	-0.3	-0.8	V	C _L = 50 pF	
(Note 4)	Dynamic V _{OL}						
V_{IHD}	Minimum HIGH Level	5.0		3.5	V	C _L = 50 pF	
(Note 4)	Dynamic Input Voltage						
V _{ILD}	Maximum LOW Level	5.0		1.5	V	C _L = 50 pF	
(Note 4)	Dynamic Input Voltage						

Note 4: Parameter guaranteed by design


AC Electrical Characteristics

Symbol	Parameter	v _{cc}	$T_A = 25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
		(V)	Min	Тур	Max	Min	Max	Offics	Conditions
t _{PLH}	Propagation	3.3 ± 0.3		5.5	7.9	1.0	9.5	ns	C _L = 15 pF
t _{PHL}	Delay			8.0	11.4	1.0	13.0	115	C _L = 50 pF
		5.0 ± 0.5		3.7	5.5	1.0	6.5		C _L = 15 pF
				5.2	7.5	1.0	8.5	ns	C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation			19				pF	(Note 5)
	Capacitance								


Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC}/4 (per gate).



$\textbf{Physical Dimensions} \ \ \text{inches (millimeters) unless otherwise noted}$ 0.010 (0.254) MAX $\frac{0.150 - 0.157}{(3.810 - 3.988)}$ $\frac{0.053 - 0.069}{(1.346 - 1.753)}$ $\frac{0.010-0.020}{(0.254-0.508)}$ 8° MAX TYP ALL LEADS $\frac{0.004 - 0.010}{(0.102 - 0.254)}$ SEATING PLANE 0.008 - 0.010 (0.203 - 0.254) TYP ALL LEADS $\frac{0.014 - 0.020}{(0.356 - 0.508)} \text{ TYP}$ 0.016 - 0.050 (0.406 - 1.270) TYP ALL LEADS 0.004 (0.102) ALL LEAD TIPS 0.008 (0.203) TYP 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -A-7.72 4.16 6.4 3.2 LAND PATTERN RECOMMENDATION PIN #1 IDENT. -0.90^{+0.15} -C-L_{0.10±0.05} 0.65 0.19 - 0.30 (0.13(A BS CS) H2.00°TOP & BOTTOM R0.09 min GAGE PLANE NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153 VARIATION AB-REF NOTE 6, DATED 7/93 B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982 0.25 SEATING PLANE DETAIL A MTC14revD 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14



Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com