

DATA SHEET

EEBN
通元电子网
com.cn

74ALVT16841

2.5V/3.3V ALVT 20-bit bus interface latch
(3-State)

Product specification
Supersedes data of 1996 Aug 28
IC23 Data Handbook

1998 Feb 13

2.5V/3.3V 20-bit bus interface latch (3-State)**74ALVT16841****FEATURES**

- High speed parallel latches
- 5V I/O Compatible
- Live insertion/extraction permitted
- Extra data width for wide address/data paths or buses carrying parity
- Power-up 3-State
- Power-up reset
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per Jedec Std 17
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74ALVT16841 Bus interface latch is designed to provide extra data width for wider data/address paths of buses carrying parity. It is designed for V_{CC} operation at 2.5V or 3.3V with I/O compatibility to 5V.

The 74ALVT16841 consists of two sets of ten D-type latches with 3-State outputs. The flip-flops appear transparent to the data when Latch Enable (nLE) is High. This allows asynchronous operation, as the output transition follows the data in transition. On the nLE High-to-Low transition, the data that meets the setup and hold time is latched.

Data appears on the bus when the Output Enable (nOE) is Low. When nOE is High the output is in the High-impedance state.

QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^\circ C$	TYPICAL		UNIT
			2.5V	3.3V	
t_{PLH} t_{PHL}	Propagation delay nDx to nQx	$C_L = 50\text{pF}$	1.8 2.1	1.5 1.7	ns
C_{IN}	Input capacitance DIR, \overline{OE}	$V_I = 0V$ or V_{CC}	3	3	pF
C_{Out}	Output pin capacitance	$V_{I/O} = 0V$ or V_{CC}	9	9	pF
I_{CCZ}	Total supply current	Outputs disabled	40	70	μA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74ALVT16841 DL	AV16841 DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ALVT16841 DGG	AV16841 DGG	SOT364-1


2.5V/3.3V 20-bit bus interface latch (3-State)

74ALVT16841

LOGIC SYMBOL**PIN CONFIGURATION**

1OE	1	56	1LE
1Q0	2	55	1D0
1Q1	3	54	1D1
GND	4	53	GND
1Q2	5	52	1D2
1Q3	6	51	1D3
VCC	7	50	VCC
1Q4	8	49	1D4
1Q5	9	48	1D5
1Q6	10	47	1D6
GND	11	46	GND
1Q7	12	45	1D7
1Q8	13	44	1D8
1Q9	14	43	1D9
2Q0	15	42	2D0
2Q1	16	41	2D1
2Q2	17	40	2D2
GND	18	39	GND
2Q3	19	38	2D3
2Q4	20	37	2D4
2Q5	21	36	2D5
VCC	22	35	VCC
2Q6	23	34	2D6
2Q7	24	33	2D7
GND	25	32	GND
2Q8	26	31	2D8
2Q9	27	30	2D9
2OE	28	29	2LE

SA00076

LOGIC SYMBOL (IEEE/IEC)

2.5V/3.3V 20-bit bus interface latch (3-State)

74ALVT16841

PIN DESCRIPTION


PIN NUMBER	SYMBOL	FUNCTION
55, 54, 52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33, 31, 30	1D0 – 1D9 2D0 – 2D9	Data inputs
2, 3, 5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24, 26, 27	1Q0 – 1Q9 2Q0 – 2Q9	Data outputs
1, 28	1 \bar{OE} , 2 \bar{OE}	Output enable inputs (active-Low)
56, 29	1LE, 2LE	Latch enable inputs (active rising edge)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V _{CC}	Positive supply voltage

FUNCTION TABLE

n \bar{OE}	nLE	nDx	OUTPUTS	OPERATING MODE
nQ0 – nQ9				
L	H	L	L	Transparent
L	↓	h	H	Latched
H	X	X	Z	High impedance
L	L	X	NC	Hold

H = High voltage level
 h = High voltage level one set-up time prior to the High-to-Low LE transition
 L = Low voltage level
 l = Low voltage level one set-up time prior to the High-to-Low LE transition
 ↓ = High-to-Low LE transition
 NC = No change
 X = Don't care
 Z = High impedance "off" state

LOGIC DIAGRAM



2.5V/3.3V 20-bit bus interface latch (3-State)

74ALVT16841

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
V _I	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V
I _{OUT}	DC output current	Output in Low state	128	mA
		Output in High state	-64	
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	2.5V RANGE LIMITS		3.3V RANGE LIMITS		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	DC supply voltage	2.3	2.7	3.0	3.6	V
V _I	Input voltage	0	5.5	0	5.5	V
V _{IH}	High-level input voltage	1.7		2.0		V
V _{IL}	Input voltage		0.7		0.8	V
I _{OH}	High-level output current		-8		-32	mA
I _{OL}	Low-level output current		8		32	mA
	Low-level output current; current duty cycle ≤ 50%; f ≥ 1kHz		24		64	
Δt/ΔV	Input transition rise or fall rate; Outputs enabled		10		10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	-40	+85	°C

2.5V/3.3V 20-bit bus interface latch (3-State)

74ALVT16841

DC ELECTRICAL CHARACTERISTICS (3.3V \pm 0.3V RANGE)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP ¹	MAX		
V _{IK}	Input clamp voltage	V _{CC} = 3.0V; I _{IK} = -18mA		-0.85	-1.2	V	
V _{OH}	High-level output voltage	V _{CC} = 3.0 to 3.6V; I _{OH} = -100µA	V _{CC} -0.2	V _{CC}		V	
		V _{CC} = 3.0V; I _{OH} = -32mA	2.0	2.3			
V _{OL}	Low-level output voltage	V _{CC} = 3.0V; I _{OL} = 100µA		0.07	0.2	V	
		V _{CC} = 3.0V; I _{OL} = 16mA		0.25	0.4		
		V _{CC} = 3.0V; I _{OL} = 32mA		0.3	0.5		
		V _{CC} = 3.0V; I _{OL} = 64mA		0.4	0.55		
V _{RST}	Power-up output low voltage ⁶	V _{CC} = 3.6V; I _O = 1mA; V _I = V _{CC} or GND			0.55	V	
I _I	Input leakage current	V _{CC} = 3.6V; V _I = V _{CC} or GND	Control pins	0.1	\pm 1	µA	
		V _{CC} = 0 or 3.6V; V _I = 5.5V		0.1	10		
		V _{CC} = 3.6V; V _I = V _{CC}	Data pins ⁴	0.5	1		
		V _{CC} = 3.6V; V _I = 0V		0.1	-5		
I _{OFF}	Off current	V _{CC} = 0V; V _I or V _O = 0 to 4.5V		0.1	\pm 100	µA	
I _{HOLD}	Bus Hold current Data inputs ⁷	V _{CC} = 3V; V _I = 0.8V		75	130	µA	
		V _{CC} = 3V; V _I = 2.0V		-75	-140		
		V _{CC} = 0V to 3.6V; V _{CC} = 3.6V		\pm 500			
I _{EX}	Current into an output in the High state when V _O > V _{CC}	V _O = 5.5V; V _{CC} = 3.0V		10	125	µA	
I _{PU/PD}	Power up/down 3-State output current ³	V _{CC} \leq 1.2V; V _O = 0.5V to V _{CC} ; V _I = GND or V _{CC} OE/OE = Don't care		1	\pm 100	µA	
I _{OZH}	3-State output High current	V _{CC} = 3.6V; V _O = 3.0V; V _I = V _{IL} or V _{IH}		0.5	5	µA	
I _{OZL}	3-State output Low current	V _{CC} = 3.6V; V _O = 0.5V; V _I = V _{IL} or V _{IH}		0.5	-5	µA	
I _{CCH}	Quiescent supply current	V _{CC} = 3.6V; Outputs High, V _I = GND or V _{CC} , I _O = 0		0.07	0.1	mA	
I _{CCL}		V _{CC} = 3.6V; Outputs Low, V _I = GND or V _{CC} , I _O = 0		3.2	7		
I _{CCZ}		V _{CC} = 3.6V; Outputs Disabled; V _I = GND or V _{CC} , I _O = 0 ⁵		0.07	0.1		
Δ I _{CC}	Additional supply current per input pin ²	V _{CC} = 3V to 3.6V; One input at V _{CC} -0.6V, Other inputs at V _{CC} or GND		0.04	0.4	mA	

NOTES:

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.
- This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
- This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 3.3V \pm 0.3V a transition time of 100µsec is permitted. This parameter is valid for T_{amb} = 25°C only.
- Unused pins at V_{CC} or GND.
- I_{CCZ} is measured with outputs pulled up to V_{CC} or pulled down to ground.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- This is the bus hold overdrive current required to force the input to the opposite logic state.

2.5V/3.3V 20-bit bus interface latch (3-State)

74ALVT16841

AC CHARACTERISTICS (3.3V ± 0.3 V RANGE)GND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$; $T_{amb} = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT	
			$T_{amb} = -40 \text{ to } +85^\circ\text{C}$ $V_{CC} = +3.3\text{V} \pm 0.3\text{V}$				
			MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation delay nDx to nQx	2	0.5 0.5	1.5 1.7	2.5 2.7	ns	
t_{PLH} t_{PHL}	Propagation delay nLE to nQx	1	1.0 1.5	2.1 3.4	3.2 5.5	ns	
t_{PZH} t_{PZL}	Output enable time to High and Low level	4 5	1.0 0.5	2.3 1.3	3.6 2.3	ns	
t_{PHZ} t_{PLZ}	Output disable time from High and Low level	4 5	1.5 1.5	3.2 2.8	4.9 4.3	ns	

NOTE:1. All typical values are at $V_{CC} = 3.3\text{V}$ and $T_{amb} = 25^\circ\text{C}$.**AC SETUP REQUIREMENTS (3.3V ± 0.3 V RANGE)**GND = 0V, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS		UNIT	
			$T_{amb} = -40 \text{ to } +85^\circ\text{C}$ $V_{CC} = +3.3\text{V} \pm 0.3\text{V}$			
			Min	Typ		
$t_s(H)$ $t_s(L)$	Setup time, High or Low nDx to nLE	3	1.0 1.0	0 0	ns	
$t_h(H)$ $t_h(L)$	Hold time, High or Low nDx to nLE	3	1.2 1.2	0.1 0.3	ns	
$t_w(H)$	nLE pulse width High	1	1.5		ns	

2.5V/3.3V 20-bit bus interface latch (3-State)

74ALVT16841

DC ELECTRICAL CHARACTERISTICS (2.5V \pm 0.2V RANGE)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP ¹	MAX		
V _{IK}	Input clamp voltage	V _{CC} = 2.3V; I _{IK} = -18mA		-0.85	-1.2	V	
V _{OH}	High-level output voltage	V _{CC} = 2.3 to 3.6V; I _{OH} = -100μA	V _{CC} -0.2	V _{CC}		V	
		V _{CC} = 2.3V; I _{OH} = -8mA	1.8	2.1			
V _{OL}	Low-level output voltage	V _{CC} = 2.3V; I _{OL} = 100μA		0.07	0.2	V	
		V _{CC} = 2.3V; I _{OL} = 24mA		0.3	0.5		
		V _{CC} = 2.3V; I _{OL} = 8mA			0.4		
V _{RST}	Power-up output low voltage ⁷	V _{CC} = 2.7V; I _O = 1mA; V _I = V _{CC} or GND			0.55	V	
I _I	Input leakage current	V _{CC} = 2.7V; V _I = V _{CC} or GND	Control pins	0.1	\pm 1	μA	
		V _{CC} = 0 or 2.7V; V _I = 5.5V		0.1	10		
		V _{CC} = 2.7V; V _I = V _{CC}	Data pins ⁴	0.1	1		
		V _{CC} = 2.7V; V _I = 0		0.1	-5		
I _{OFF}	Off current	V _{CC} = 0V; V _I or V _O = 0 to 4.5V		0.1	\pm 100	μA	
I _{HOLD}	Bus Hold current Data inputs ⁶	V _{CC} = 2.3V; V _I = 0.7V		90		μA	
		V _{CC} = 2.3V; V _I = 1.7V		-10			
I _{EX}	Current into an output in the High state when V _O > V _{CC}	V _O = 5.5V; V _{CC} = 2.3V		10	125	μA	
I _{PU/PD}	Power up/down 3-State output current ³	V _{CC} \leq 1.2V; V _O = 0.5V to V _{CC} ; V _I = GND or V _{CC} ; OE/OĒ = Don't care		1	\pm 100	μA	
I _{OZH}	3-State output High current	V _{CC} = 2.7V; V _O = 2.3V; V _I = V _{IL} or V _{IH}		0.5	5	μA	
I _{OZL}	3-State output Low current	V _{CC} = 2.7V; V _O = 0.5V; V _I = V _{IL} or V _{IH}		0.5	-5	μA	
I _{CCH}	Quiescent supply current	V _{CC} = 2.7V; Outputs High, V _I = GND or V _{CC} , I _O = 0		0.04	0.1	mA	
I _{CCL}		V _{CC} = 2.7V; Outputs Low, V _I = GND or V _{CC} , I _O = 0		2.3	4.5		
I _{CCZ}		V _{CC} = 2.7V; Outputs Disabled; V _I = GND or V _{CC} , I _O = 0 ⁵		0.04	0.1		
ΔI _{CC}	Additional supply current per input pin ²	V _{CC} = 2.3V to 2.7V; One input at V _{CC} -0.6V, Other inputs at V _{CC} or GND		0.04	0.4	mA	

NOTES:

1. All typical values are at V_{CC} = 2.5V and T_{amb} = 25°C.
2. This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
3. This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 2.5V \pm 0.2V a transition time of 100μsec is permitted. This parameter is valid for T_{amb} = 25°C only.
4. Unused pins at V_{CC} or GND.
5. I_{CCZ} is measured with outputs pulled up to V_{CC} or pulled down to ground.
6. Not guaranteed.
7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

2.5V/3.3V 20-bit bus interface latch (3-State)

74ALVT16841

AC CHARACTERISTICS (2.5V \pm 0.2V RANGE)GND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$; $T_{amb} = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT	
			$T_{amb} = -40 \text{ to } +85^\circ\text{C}$ $V_{CC} = +2.5V \pm 0.2V$				
			MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation delay nDx to nQx	2	0.5 0.5	1.8 2.1	3.0 3.6	ns	
t_{PLH} t_{PHL}	Propagation delay nLE to nQx	1	1.0 2.0	2.7 4.2	4.3 6.5	ns	
t_{PZH} t_{PZL}	Output enable time to High and Low level	4 5	1.5 0.5	3.0 1.8	4.0 3.2	ns	
t_{PHZ} t_{PLZ}	Output disable time from High and Low level	4 5	1.5 1.0	3.1 2.4	4.5 3.8	ns	

NOTE:

- All typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25^\circ\text{C}$.

AC SETUP REQUIREMENTS (2.5V \pm 0.2V RANGE)GND = 0V, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$


SYMBOL	PARAMETER	WAVEFORM	LIMITS		UNIT	
			$T_{amb} = -40 \text{ to } +85^\circ\text{C}$ $V_{CC} = +2.5V \pm 0.2V$			
			Min	Typ		
$t_s(H)$ $t_s(L)$	Setup time, High or Low nDx to nLE	3	0.5 1.5	0 0.2	ns	
$t_h(H)$ $t_h(L)$	Hold time, High or Low nDx to nLE	3	1.8 2.0	0 0.8	ns	
$t_w(H)$	nLE pulse width High	1	1.5		ns	

2.5V/3.3V 20-bit bus interface latch (3-State)


74ALVT16841

AC WAVEFORMS


$V_M = 1.5V$ at $V_{CC} \geq 3.0V$; $V_M = V_{CC}/2$ at $V_{CC} \leq 2.7V$
 $V_X = V_{OL} + 0.3V$ at $V_{CC} \geq 3.0V$; $V_X = V_{OL} + 0.15V$ at $V_{CC} \leq 2.7V$
 $V_Y = V_{OH} - 0.3V$ at $V_{CC} \geq 3.0V$; $V_Y = V_{OH} - 0.15V$ at $V_{CC} \leq 2.7V$




Waveform 1. Propagation Delay, Latch Enable Input to Output, and Enable Pulse Width




Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 2. Propagation Delay for Data to Outputs



Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level




Waveform 3. Data Setup and Hold Times

2.5V/3.3V 20-bit bus interface latch (3-State)

74ALVT16841

TEST CIRCUIT AND WAVEFORM




2.5V/3.3V ALVT 20-bit bus interface latch (3-State)

74ALVT16841


SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



2.5V/3.3V ALVT 20-bit bus interface latch (3-State)

74ALVT16841

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm**SOT364-1**

2.5V/3.3V ALVT 20-bit bus interface latch (3-State)

74ALVT16841

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.

print code

Date of release: 05-96

Document order number:

9397-750-03578

Let's make things better.