

April 1988 Revised January 2004

74F399 Quad 2-Port Register

General Description

The 74F399 is the logical equivalent of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flops on the rising edge of the clock.

Features


- Select inputs from two data sources
- Fully positive edge-triggered operation

Ordering Code:


Order Number	Package Number	Package Description
74F399SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74F399SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F399PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	December 1	U.L.	Input I _{IH} /I _{IL}	
	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
S	Common Select Input	1.0/1.0	20 μA/–0.6 mA	
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/–0.6 mA	
I _{0a} -I _{0d}	Data Inputs from Source 0	1.0/1.0	20 μA/–0.6 mA	
I _{1a} –I _{1d}	Data Inputs from Source 1	1.0/1.0	20 μA/–0.6 mA	
Q _a –Q _d	Register True Outputs	50/33.3	−1 mA/20 mA	

Functional Description


The 74F399 is a high-speed quad 2-port registers. They select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs (I_{0x}, I_{1x}) and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation.

Function Table

	Inputs		Outputs		
S	I ₀	I ₁	Q		
I	I	Х	L		
1	h	X	Н		
h	X	I	L		
h	Χ	h	Н		

- H = HIGH Voltage Level
- h = HIGH Voltage Level
 h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition
 I = LOW Voltage Level one setup time prior to the LOW-to-HIGH
- clock transition
 X = Immaterial

Logic Diagram



*F398 Only

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Storage Temperature $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Input Current (Note 2) —30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to V_{CC} 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) $\qquad \qquad \text{twice the rated I}_{\text{OL}}(\text{mA})$

ESD Last Passing Voltage

(Min)—74F399 4000V

Recommended Operating Conditions

Free Air Ambient Temperature $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

, 30 1 ⁻¹							
Symbol	Parameter	Min	Тур	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage	2.0		./0	V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH 10% V _{CC}	2.5				Min	I _{OH} = -1 mA
	Voltage 5% V _{CC}	2.7				I WIIII	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW 10% V _{CC}		V)	0.5	V	Min	I _{OI} = 20 mA
	Voltage			0.5	•	IVIIII	10L - 20 111A
I _{IH}	Input HIGH Current			5.0	μΑ	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Current			7.0	μА	Max	V _{IN} = 7.0V
	Breakdown Test			1.0	μΛ	IVIAX	VIN = 7.5 V
I _{CEX}	Output HIGH			50	μА	Max	$V_{OUT} = V_{CC}$
	Leakage Current			00	μ	max	1001 100
V_{ID}	Input Leakage	4.75			V	0.0	$I_{ID} = 1.9 \mu A$
	Test	4.70			*	0.0	All Other Pins Grounded
I _{OD}	Output Leakage			3.75	μА	0.0	V _{IOD} = 150 mV
	Circuit Current			0.70	μι	0.0	All Other Pins Grounded
I _{IL}	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$
Ios	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V
I _{CCH}	Power Supply Current		22	34	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current		22	34	mA	Max	$V_O = LOW$


3


AC EI	ectrical Characteristics						
		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units
Symbol	Parameter						
Symbol							
		Min	Тур	Max	Min	Max	
f _{MAX}	Input Clock Frequency	100	140		100		MHz
t _{PLH}	Propagation Delay	3.0	5.7	7.5	3.0	8.5	ns
t _{PHL}	CP to Q or Q	3.0	6.8	9.0	3.0	10.0	115


AC Operating Requirements

		$T_A = +25$ °C $V_{CC} = +5.0$ V		$T_A = 0$ °C to +70°C		Units
Symbol	Parameter			$\textbf{V}_{\textbf{CC}} = +5.0\textbf{V}$		
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	3.0		3.0		ns
$t_S(L)$	I _n to CP	3.0		3.0		110
t _H (H)	Hold Time, HIGH or LOW	1.0	.37	1.0		no
$t_H(L)$	I _n to CP	1.0	1 10	1.0		ns
t _S (H)	Setup Time, HIGH or LOW	7.5	34	8.5		ns
t _S (L)	S to CP	7.5		8.5		115
t _H (H)	Hold Time, HIGH or LOW	0	W.	0		ns
$t_H(L)$	S to CP	0		0		115
t _W (H)	CP Pulse Width	4.0		4.0		
$t_W(L)$	HIGH or LOW	5.0		5.0		ns


$\label{physical Dimensions} \textbf{Physical Dimensions} \ \ \textbf{inches} \ \ \textbf{(millimeters)} \ \ \textbf{unless otherwise noted}$








16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com