


SCAS286P-JANUARY 1993-REVISED APRIL 2005

FEATURES

- Operate From 1.65 V to 3.6 V
- Specified From –40°C to 85°C, –40°C to 125°C, and –55°C to 125°C
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 3.8 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C

- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

The SN54LVC32A quadruple 2-input positive-OR gate is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC32A quadruple 2-input positive-OR gate is designed for 1.65-V to 3.6-V V_{CC} operation.

The 'LVC32A devices perform the Boolean function Y = A + B or $Y = \overline{\overline{A} \cdot \overline{B}}$ in positive logic.

T _A	PA	CKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
–40°C to 85°C	QFN – RGY	Reel of 1000	SN74LVC32ARGYR	LC32A		
		Tube of 50	SN74LVC32AD			
	SOIC – D	Reel of 2500	SN74LVC32ADR	LVC32A		
		Reel of 250	SN74LVC32ADT			
40°C to 125°C	SOP – NS	Reel of 2000	SN74LVC32ANSR	LVC32A		
–40°C to 125°C	SSOP – DB	Reel of 2000	SN74LVC32ADBR	LC32A		
		Tube of 90	SN74LVC32APW			
	TSSOP – PW	Reel of 2000	SN74LVC32APWR	LC32A		
		Reel of 250	SN74LVC32APWT			
	CDIP – J	Tube of 25	SNJ54LVC32AJ	SNJ54LVC32AJ		
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LVC32AW	SNJ54LVC32AW		
	LCCC – FK	Tube of 55	SNJ54LVC32AFK	SNJ54LVC32AFK		

ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCAS286P-JANUARY 1993-REVISED APRIL 2005

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.


Texas

TRUMENTS www.ti.com

FUNCTION TABLE (EACH GATE)

INPU	JTS	OUTPUT
Α	В	Y
Н	Х	Н
Х	Н	Н
L	L	L

LOGIC DIAGRAM, EACH GATE (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

	в ——				
	ute Maximum Ratings ⁽¹⁾	otherwise noted)			
over ope	erating free-air temperature range (unless c	otherwise noted)	1		
			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
lo	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA
		D package ⁽⁴⁾		86	
		DB package ⁽⁴⁾		96	
θ_{JA}	Package thermal impedance	NS package ⁽⁴⁾		76	°C/W
		PW package ⁽⁴⁾		113	
		RGY package ⁽⁵⁾		47	
T _{stg}	Storage temperature range		-65	150	°C
P _{tot}	Power dissipation	$T_A = -40^{\circ}C$ to $125^{\circ}C^{(6)(7)}$		500	mW

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. (2)

The value of V_{CC} is provided in the recommended operating conditions table. (3)

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

The package thermal impedance is calculated in accordance with JESD 51-5. (5)

(6) For the D package: above 70°C, the value of P_{tot} derates linearly with 8 mW/K.

(7) For the DB, DGV, NS, and PW packages: above 60°C, the value of Ptot derates linearly with 5.5 mW/K.



SCAS286P-JANUARY 1993-REVISED APRIL 2005

Recommended Operating Conditions⁽¹⁾

			SN54L\	SN54LVC32A	
			–55 TO 125°C		UNIT
			MIN	MAX	
V	Supply voltage	Operating	2	3.6	V
V _{CC}	Supply voltage	Data retention only	1.5		V
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
VIL	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V_{CC}	V
	Ligh lovel output ourrest	V _{CC} = 2.7 V		-12	mA
I _{OH}	High-level output current	$V_{CC} = 3 V$		-24	ША
I _{OL}		$V_{CC} = 2.7 V$		12	
	Low-level output current	$V_{CC} = 3 V$		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			7	ns/V

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. A State The

						SN74L	VC32A			
				T _A = 1	25°C		0 85°C	-40 TC	D 125°C	UNIT
				MIN	MAX	MiN	MAX	MIN	MAX	
V	Supply voltage	Operating		1.65	3.6	1.65	3.6	1.65	3.6	v
V _{CC}	Supply voltage	Data retention only		1.5		1.5		1.5		v
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 ×	Vcc		$0.65 \times V_{CC}$		$0.65 \times V_{CC}$		
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.7		1.7		1.7		V
	vonago	V _{CC} = 2.7 V to 3.6 V		2		2		2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$			$0.35 \times V_{CC}$		$0.35 \times V_{CC}$		$0.35 \times V_{CC}$	
V _{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$			0.7	•	0.7		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	3	0.8		0.8	
VI	Input voltage			0	5.5	0	5.5	0	5.5	V
Vo	Output voltage			0	V _{CC}	; 0	V _{CC}	0	V _{CC}	V
		V _{CC} = 1.65 V			-4	ļ	-4		-4	
	High-level output	V _{CC} = 2.3 V			-8	3	-8		-8	mA
I _{ОН}	current	V _{CC} = 2.7 V			-12	2	-12		-12	mA
		$V_{CC} = 3 V$			-24	ł	-24		-24	
		V _{CC} = 1.65 V			4	ł	4		4	
	Low-level output	V _{CC} = 2.3 V			8	3	8		8	~^^
l _{OL}	current	V _{CC} = 2.7 V			12	2	12		12	mA
		V _{CC} = 3 V			24	ļ	24		24	
Δt/Δv	Input transition rise	e or fall rate			7	,	7		7	ns/V

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCAS286P-JANUARY 1993-REVISED APRIL 2005

Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

			SN54LVC32A		
PARAMETER	TEST CONDITIONS	V _{cc}	–55 TO 125°C	UNIT	
			MIN MAX		
	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} – 0.2		
M	1 12 - 12	2.7 V	2.2	V	
V _{OH}	$I_{OH} = -12 \text{ mA}$	3 V	2.4	v	
	$I_{OH} = -24 \text{ mA}$	3 V	2.2		
	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2		
V _{OL}	I _{OL} = 12 mA	2.7 V	0.4	V	
	I _{OL} = 24 mA	3 V	0.55	1	
I _I	$V_1 = 5.5 \text{ V or GND}$	3.6 V	±5	μΑ	
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6 V	10	μΑ	
ΔI_{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	2.7 V to 3.6 V	500	μA	

STRUMENTS www.ti.com

Electrical Characteristics

		V _{cc}	SN74LVC32A							
PARAMETER	TEST CONDITIONS		T _A = 25°C		-40 TO 85°C		–40 TO 125°C		UNIT	
			MIN	TYP MAX	MIN	MAX	MIN	MAX		
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} – 0.2	6	$V_{CC} - 0.2$		$V_{CC} - 0.3$			
Maria	$I_{OH} = -4 \text{ mA}$	1.65 V	1.29		1.2		1.05			
	I _{OH} = -8 mA	2.3 V	1.9		1.7		1.55		V	
V _{OH}	1 10 m 4	2.7 V	2.2		2.2		2.05		v	
	I _{OH} = -12 mA	3 V	2.4		2.4		2.25			
	I _{OH} = -24 mA	3 V	2.3		2.2		2			
	I _{OL} = 100 μA	1.65 V to 3.6 V		0.1		0.2		0.3		
	I _{OL} = 4 mA	1.65 V		0.24		0.45		0.6		
V _{OL}	I _{OL} = 8 mA	2.3 V		0.3		0.7		0.85	V	
	I _{OL} = 12 mA	2.7 V		0.4		0.4		0.6		
	I _{OL} = 24 mA	3 V		0.55		0.55		0.8		
I _I	$V_{I} = 5.5 V \text{ or GND}$	3.6 V		±1		±5		±20	μA	
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6 V		1		10		40	μA	
ΔI_{CC}	One input at $V_{CC} - 0.6 V$, Other inputs at V_{CC} or GND	2.7 V to 3.6 V		500		500		5000	μA	
Ci	$V_{I} = V_{CC}$ or GND	3.3 V		5					pF	

Switching Characteristics

over operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	V _{cc}	SN54LV 55 TO		UNIT	
				MIN	MAX		
	A or B	×	2.7 V		4.4	20	
Lpd	AOIB	ř	3.3 V ± 0.3 V	1	3.8	ns	





SCAS286P-JANUARY 1993-REVISED APRIL 2005

Switching Characteristics

over operating free-air temperature range (unless otherwise noted) (see Figure 1)


		TO (OUTPUT)	V _{cc}	SN74LVC32A							
PARAMETER	FROM (INPUT)			T _A = 25°C			–40 TO 85°C		–40 TO 125°C		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
		Y	1.8 V ± 0.15 V	1	4.2	8.2	1	8.7	1	10.2	ns
	A or B		2.5 V ± 0.2 V	1	2.6	4.9	1	5.4	1	6.9	
t _{pd}	AUD		2.7 V	1	3	4.2	1	4.4	1	5.5	
			3.3 V ± 0.3 V	1	2.5	3.6	1	3.8	1	5	
t _{sk(o)}			$3.3 \text{ V} \pm 0.3 \text{ V}$					1		1.5	ns

Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	v _{cc}	ТҮР	UNIT
		.0	1.8 V	7.5	
C _{pd}	Power dissipation capacitance per gate	f = 10 MHz	2.5 V	10.6	pF
			3.3 V	12.5	
	i com				

SCAS286P-JANUARY 1993-REVISED APRIL 2005



PARAMETER MEASUREMENT INFORMATION

Texas

STRUMENTS www.ti.com

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

26-Sep-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9761801Q2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
5962-9761801QCA	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
5962-9761801QDA	ACTIVE	CFP	W	14	1	TBD	Call TI	Level-NC-NC-NC
SN74LVC32AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADBLE	OBSOLETE	SSOP	DB	14		TBD	Call TI	Call TI
SN74LVC32ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADBRG4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LVC32ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ADTE4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ANSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI
SN74LVC32APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWTE4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32APWTG4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC32ARGYR	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SNJ54LVC32AFK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
					-			



PACKAGE OPTION ADDENDUM

26-Sep-2005

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SNJ54LVC32AJ	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LVC32AW	ACTIVE	CFP	W	14	1	TBD	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE


PINS ** 14 16 18 20 DIM 0.300 0.300 0.300 0.300 В А (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 8 14 0.785 1.060 .840 0.960 B MAX (19,94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7,62) (7, 62)(7, 87)C MIN 7 0.245 0.245 0.220 0.245 0.065 (1,65) 0.045 (1,14) (6, 22)(6, 22)(5, 59)(6, 22)0.060 (1,52) - 0.005 (0,13) MIN Α -0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0°-15° 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



MLCC006B - OCTOBER 1996

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012 variation AB.





- C. QFN (Quad Flatpack No-Lead) package configuration.
- A The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BA.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE

28 PINS SHOWN

DB (R-PDSO-G**)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-150



MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an untair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications		
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio	
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive	
DSP	dsp.ti.com	Broadband	www.ti.com/broadband	
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol	
Logic	logic.ti.com	Military	www.ti.com/military	
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork	
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security	
		Telephony	www.ti.com/telephony	
		Video & Imaging	www.ti.com/video	
		Wireless	www.ti.com/wireless	

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated