

August 1986 Revised March 2000

DM74LS03

Quad 2-Input NAND Gates with Open-Collector Outputs

General Description

This device contains four independent gates each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

Pull-Up Resistor Equations

$$\mathsf{R}_{\mathsf{MAX}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Min}\right) \, - \, \mathsf{V}_{\mathsf{OH}}}{\mathsf{N}_{\mathsf{1}}\left(\mathsf{I}_{\mathsf{OH}}\right) \, + \, \mathsf{N}_{\mathsf{2}}\left(\mathsf{I}_{\mathsf{IH}}\right)}$$

$$\mathsf{R}_{MIN} = \frac{\mathsf{V}_{CC} \left(\mathsf{Max}\right) - \mathsf{V}_{OL}}{\mathsf{I}_{OL} - \mathsf{N}_{3} \left(\mathsf{I}_{|L}\right)}$$

Where:

 $N_{1} \ (I_{OH}) = total \ maximum \ output \ high \ current$

for all outputs tied to pull-up resistor

 $N_2 \; (I_{IH}) = total \; maximum \; input \; high \; current \; for \;$

all inputs tied to pull-up resistor


 $N_3 \ (I_{IL}) = total \ maximum \ input \ low \ current \ for \ all \ inputs \ tied \ to \ pull-up \ resistor$

Ordering Code:

Order Number	Package Number	Package Description	
DM74LS03M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow	
DM74LS03N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide	

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table

 Y = AB

 Inputs
 Output

 A
 B
 Y

 L
 L
 H

 L
 H
 H

 H
 L
 H

 H
 H
 L

 H
 H
 L

H = HIGH Logic Level L = LOW Logic Level

Absolute Maximum Ratings(Note 1)

Supply Voltage Input Voltage Output Voltage 0°C to $+70^{\circ}\text{C}$ Operating Free Air Temperature Range

-65°C to +150°C Storage Temperature Range

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
V _{OH}	HIGH Level Output Voltage			5.5	V
I _{OL}	LOW Level Output Current			8	mA
T _A	Free Air Operating Temperature	0	4.	70	°C


Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)							
Co	nditions	Min	Typ (Note 2)	Max	Units		
$V_{CC} = Min, I_I = -$	18 mA			-1.5	V		
$V_{CC} = Min, V_O = V_{IL} = Max$	5.5V,			100	μΑ		
$V_{CC} = Min, I_{OL} = V_{IH} = Min$	Max,		0.35	0.5	V		
$I_{OL} = 4 \text{ mA}, V_{CC}$	= Min		0.25	0.4			
V _{CC} = Max, V _I =	7V			0.1	mA		
$V_{CC} = Max, V_I = 1$	2.7V			20	μΑ		
$V_{CC} = Max, V_I =$	0.4V			-0.36	mA		
its HIGH V _{CC} = Max			0.8	1.6	mA		
its LOW V _{CC} = Max			2.4	4.4	mA		
	temperature range (unless other considerable with the property of the propert	temperature range (unless otherwise noted)	temperature range (unless otherwise noted)	temperature range (unless otherwise noted)			

Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

	Parameter	$R_L = 2 k\Omega$				
Symbol		C _L = 15 pF		C _L = 50 pF		Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time	6	20	20	45	ns
	LOW-to-HIGH Level Output		20	20	40	115
t _{PHL}	Propagation Delay Time	3	15	4	20	ns
	HIGH-to-LOW Level Output	3	13	+	20	115

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.



3

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)(2.286) 14 13 12 14 13 12 11 10 9 8 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 0.145 - 0.2000.060 TYP 4° TYP (3.683 - 5.080)(1.524) OPTIONAL * $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 $\frac{0.125 - 0.150}{(3.175 - 3.810)}$ 0.280 $\overline{(1.905\pm0.381)}$ (7.112)-MIN $\frac{0.014-0.023}{(0.356-0.584)}\,\mathrm{TYP}$ 0.100 ± 0.010 (2.540 ± 0.254) 0.050 ± 0.010 (1.270 - 0.254) $0.325 + 0.040 \\ -0.015$ $\left(8.255 + 1.016\right) - 0.381$ N14A (REV F) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com