### **INTEGRATED CIRCUITS**

# DATA SHEET



74ALVT16841

2.5V/3.3V ALVT 20-bit bus interface latch (3-State)

Product specification Supersedes data of 1996 Aug 28 IC23 Data Handbook





### 2.5V/3.3V 20-bit bus interface latch (3-State)

### 74ALVT16841

#### **FEATURES**

- High speed parallel latches
- 5V I/O Compatible
- Live insertion/extraction permitted
- Extra data width for wide address/data paths or buses carrying
- Power-up 3-State
- Power-up reset
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Output capability: +64mA/–32mA
- Latch-up protection exceeds 500mA per Jedec Std 17
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

#### **DESCRIPTION**

The 74ALVT16841 Bus interface latch is designed to provide extra data width for wider data/address paths of buses carrying parity. It is designed for  $V_{CC}$  operation at 2.5V or 3.3V with I/O compatibility to

The 74ALVT16841 consists of two sets of ten D-type latches with 3-State outputs. The flip-flops appear transparent to the data when Latch Enable (nLE) is High. This allows asynchronous operation, as the output transition follows the data in transition. On the nLE High-to-Low transition, the data that meets the setup and hold time is latched.

Data appears on the bus when the Output Enable ( $n\overline{OE}$ ) is Low. When nOE is High the output is in the High-impedance state.

#### **QUICK REFERENCE DATA**


resistors to hold u	inused inputs	di			
ESD protection es and 200V per Ma		S S S S S S S S S S S S S S S S S S S			
		CONDITIONS	TYP	CAL	LINIT
SYMBOL	PARAMETER	T <sub>amb</sub> = 25°C	2.5V	3.3V	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nDx to nQx	C <sub>L</sub> = 50pF	1.8 2.1	1.5 1.7	ns
C <sub>IN</sub>	Input capacitance DIR, OE	V <sub>I</sub> = 0V or V <sub>CC</sub>	3	3	pF
C <sub>Out</sub>	Output pin capacitance	$V_{I/O} = 0V \text{ or } V_{CC}$	9	9	pF
I <sub>CCZ</sub>	Total supply current	Outputs disabled	40	70	μА


#### ORDERING INFORMATION


PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	–40°C to +85°C	74ALVT16841 DL	AV16841 DL	SOT371-1
56-Pin Plastic TSSOP Type II	–40°C to +85°C	74ALVT16841 DGG	AV16841 DGG	SOT364-1

### 2.5V/3.3V 20-bit bus interface latch (3-State)

#### 74ALVT16841







1998 Feb 13 3

## 2.5V/3.3V 20-bit bus interface latch (3-State)

### 74ALVT16841

#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
55, 54, 52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33, 31, 30	1D0 – 1D9 2D0 – 2D9	Data inputs
2, 3, 5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24, 26, 27	1Q0 – 1Q9 2Q0 – 2Q9	Data outputs
1, 28	1 <del>0E</del> , 2 <del>0E</del>	Output enable inputs (active-Low)
56, 29	1LE, 2LE	Latch enable inputs (active rising edge)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage

#### **FUNCTION TABLE**

	INPUTS	3	OUTPUTS	OPERATING MODE		
nOE	nLE	nDx	nQ0 – nQ9	OPERATING MODE		
L	H	LH	L H	Transparent		
L L	$\rightarrow \rightarrow$	- h	L H	Latched		
Н	Х	Х	Z	High impedance		
L	L	Χ	NC	Hold		

High voltage level

High voltage level one set-up time prior to the High-to-Low LE

Low voltage level
Low voltage level one set-up time prior to the High-to-Low LE

transition


High-to-Low LE transition

NC= No change

Don't care

High impedance "off" state

#### **LOGIC DIAGRAM**



### 2.5V/3.3V 20-bit bus interface latch (3-State)

74ALVT16841

#### ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
VI	DC input voltage <sup>3</sup>		-1.2 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	−0.5 to +7.0	V
	DC output ourrent	Output in Low state	128	A
Гоит	DC output current	Output in High state	-64	mA
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C

#### NOTES:

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	2.5V RANGE LIMITS		3.3V RANGE LIMITS		UNIT
		MIN	MAX	MIN	MAX	ONIT
V <sub>CC</sub>	DC supply voltage	2.3	2.7	3.0	3.6	V
VI	Input voltage	0	5.5	0	5.5	V
V <sub>IH</sub>	High-level input voltage	1.7		2.0		V
$V_{IL}$	Input voltage		0.7		0.8	V
Іон	High-level output current		-8		-32	mA
1	Low-level output current		8		32	mA
I <sub>OL</sub>	Low-level output current; current duty cycle ≤ 50%; f ≥ 1kHz		24		64	IIIA
Δt/Δν	Input transition rise or fall rate; Outputs enabled		10		10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	-40	+85	°C

<sup>1.</sup> Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to

absolute-maximum-rated conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 2.5V/3.3V 20-bit bus interface latch (3-State)

74ALVT16841

#### DC ELECTRICAL CHARACTERISTICS (3.3V $\pm$ 0.3V RANGE)

				ı	LIMITS		
SYMBOL PARAMETER		TEST CONDITIONS	TEST CONDITIONS		Temp = -40°C to +85°C		
				MIN	TYP <sup>1</sup>	MAX	
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = 3.0V; I_{IK} = -18mA$			-0.85	-1.2	V
\/	Lligh lovel output voltage	$V_{CC} = 3.0 \text{ to } 3.6\text{V}; I_{OH} = -100\mu\text{A}$		V <sub>CC</sub> -0.2	V <sub>CC</sub>		V
V <sub>OH</sub>	High-level output voltage	$V_{CC} = 3.0V; I_{OH} = -32mA$		2.0	2.3		V
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 100μA			0.07	0.2	
\/	Lava laval autout valtana	V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA			0.25	0.4	V
$V_{OL}$	Low-level output voltage	V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 32mA			0.3	0.5	V
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 64mA			0.4	0.55	
V <sub>RST</sub>	Power-up output low voltage <sup>6</sup>	$V_{CC} = 3.6V$ ; $I_O = 1mA$ ; $V_I = V_{CC}$ or GND				0.55	V
		$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND	Control pins		0.1	±1	
	land the land of the same of	V <sub>CC</sub> = 0 or 3.6V; V <sub>I</sub> = 5.5V	48_		0.1	10	
Н	Input leakage current	$V_{CC} = 3.6V; V_{I} = V_{CC}$	D		0.5	1	μΑ
		$V_{CC} = 3.6V; V_I = 0V$	Data pins <sup>4</sup>		0.1	-5	
I <sub>OFF</sub>	Off current	$V_{CC} = 0V; V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5V$			0.1	±100	μΑ
	Bus Hold current	V <sub>CC</sub> = 3V; V <sub>I</sub> = 0.8V	4.	75	130		
I <sub>HOLD</sub>	Data inputs <sup>7</sup>	$V_{CC} = 3V; V_1 = 2.0V$		-75	-140		μΑ
	Data inputs	$V_{CC} = 0V \text{ to } 3.6V; V_{CC} = 3.6V$		±500			
I <sub>EX</sub>	Current into an output in the High state when V <sub>O</sub> > V <sub>CC</sub>	$V_{O} = 5.5V; V_{CC} = 3.0V$			10	125	μΑ
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	$V_{CC} \le 1.2 \text{V}$ ; $V_O = 0.5 \text{V}$ to $V_{CC}$ ; $V_I = \text{GND}$ or $OE/OE = \text{Don't care}$	V <sub>CC</sub>		1	±100	μΑ
I <sub>OZH</sub>	3-State output High current	$V_{CC} = 3.6V$ ; $V_{O} = 3.0V$ ; $V_{I} = V_{IL}$ or $V_{IH}$			0.5	5	μА
I <sub>OZL</sub>	3-State output Low current	$V_{CC} = 3.6V$ ; $V_O = 0.5V$ ; $V_I = V_{IL}$ or $V_{IH}$			0.5	<b>-</b> 5	μА
I <sub>CCH</sub>		$V_{CC} = 3.6V$ ; Outputs High, $V_I = GND$ or $V_{CC}$	C, I <sub>O =</sub> 0		0.07	0.1	
I <sub>CCL</sub>	Quiescent supply current	$V_{CC}$ = 3.6V; Outputs Low, $V_I$ = GND or $V_{CC}$	$I_{O} = 0$		3.2	7	mA
I <sub>CCZ</sub>		$V_{CC} = 3.6V$ ; Outputs Disabled; $V_I = GND$ or	$V_{CC}$ , $I_{O} = 0^5$		0.07	0.1	
$\Delta I_{CC}$	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 3V to 3.6V; One input at $V_{CC}$ –0.6V, Other inputs at $V_{CC}$ or GND			0.04	0.4	mA

#### NOTES:

- All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
   This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND
   This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
   Unused pins at V<sub>CC</sub> or GND.

- 5. I<sub>CCZ</sub> is measured with outputs pulled up to V<sub>CC</sub> or pulled down to ground.
  6. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- 7. This is the bus hold overdrive current required to force the input to the opposite logic state.

### 2.5V/3.3V 20-bit bus interface latch (3-State)

74ALVT16841

AC CHARACTERISTICS (3.3V  $\pm$  0.3V RANGE) GND = 0V;  $t_R=t_F=2.5 ns;~C_L=50 pF;~R_L=500 \Omega;~T_{amb}=-40 ^{\circ} C$  to +85  $^{\circ} C.$ 

			LIMITS			
SYMBOL	PARAMETER	WAVEFORM	$T_{amb}$ = -40 to +85°C $V_{CC}$ = +3.3V ±0.3V		UNIT	
			MIN	TYP	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nDx to nQx	2	0.5 0.5	1.5 1.7	2.5 2.7	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nLE to nQx	1	1.0 1.5	2.1 3.4	3.2 5.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low level	4 5	1.0 0.5	2.3 1.3	3.6 2.3	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low level	4 5	1.5 1.5	3.2 2.8	4.9 4.3	ns

NOTE:

#### AC SETUP REQUIREMENTS (3.3V $\pm$ 0.3V RANGE)

AC SETUP R	REQUIREMENTS (3.3V $\pm$ 0.3V F $t_{\rm F} = 2.5$ ns, $C_{\rm I} = 50$ pF, $R_{\rm I} = 500\Omega$		是是		
211D = 0V, tR = 1	- 2.0π3, 0[ – 30β1 , π[ – 30032	25 75	4 400	MITS	
SYMBOL	PARAMETER	WAVEFORM	$T_{amb} = -4$ $V_{CC} = +3$	0 to +85°C 3.3V ±0.3V	UNIT
		.0	Min	Тур	]
$t_s(H)$ $t_s(L)$	Setup time, High or Low nDx to nLE	3	1.0 1.0	0 0	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low nDx to nLE	3	1.2 1.2	0.1 0.3	ns
t <sub>w</sub> (H)	nLE pulse width High	1	1.5		ns

<sup>1.</sup> All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

# 2.5V/3.3V 20-bit bus interface latch (3-State)

74ALVT16841

#### DC ELECTRICAL CHARACTERISTICS (2.5V $\pm$ 0.2V RANGE)

SYMBOL PARAMETER		TEST CONDITIONS		Temp = -40°C		C to +85°C	
				MIN	TYP <sup>1</sup>	MAX	1
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 2.3V; I <sub>IK</sub> = -18mA			-0.85	-1.2	V
	Libela lavel avitavit valta sa	$V_{CC} = 2.3 \text{ to } 3.6 \text{V}; I_{OH} = -100 \mu\text{A}$		V <sub>CC</sub> -0.2	V <sub>CC</sub>		V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 2.3V; I <sub>OH</sub> = -8mA		1.8	2.1		1 '
		V <sub>CC</sub> = 2.3V; I <sub>OL</sub> = 100μA			0.07	0.2	
$V_{OL}$	Low-level output voltage	V <sub>CC</sub> = 2.3V; I <sub>OL</sub> = 24mA			0.3	0.5	V
		V <sub>CC</sub> = 2.3V; I <sub>OL</sub> = 8mA				0.4	1
V <sub>RST</sub>	Power-up output low voltage <sup>7</sup>	$V_{CC} = 2.7V$ ; $I_O = 1mA$ ; $V_I = V_{CC}$ or GND				0.55	V
		$V_{CC} = 2.7V$ ; $V_I = V_{CC}$ or GND	Control pins		0.1	±1	
	Input lookogo ourrent	V <sub>CC</sub> = 0 or 2.7V; V <sub>I</sub> = 5.5V	* 0		0.1	10	
η	I <sub>I</sub> Input leakage current	$V_{CC} = 2.7V; V_{I} = V_{CC}$	S. Laurian 1		0.1	1	μΑ
		$V_{CC} = 2.7V; V_I = 0$	Data pins <sup>4</sup>		0.1	-5	1
I <sub>OFF</sub>	Off current	$V_{CC} = 0V; V_1 \text{ or } V_0 = 0 \text{ to } 4.5V$	-0.		0.1	±100	μА
I <sub>HOLD</sub>	Bus Hold current	$V_{CC} = 2.3V; V_{I} = 0.7V$	17.		90		<u> </u>
·HOLD	Data inputs <sup>6</sup>	$V_{CC} = 2.3V; V_1 = 1.7V$			-10		μΑ
I <sub>EX</sub>	Current into an output in the High state when V <sub>O</sub> > V <sub>CC</sub>	$V_O = 5.5V$ ; $V_{CC} = 2.3V$			10	125	μА
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	$V_{CC} \le 1.2V$ ; $V_O = 0.5V$ to $V_{CC}$ ; $V_I = GND$ OE/OE = Don't care	or V <sub>CC</sub> ;		1	±100	μА
I <sub>OZH</sub>	3-State output High current	$V_{CC} = 2.7 \text{ V}; V_{O} = 2.3 \text{ V}; V_{I} = V_{IL} \text{ or } V_{IH}$			0.5	5	μА
I <sub>OZL</sub>	3-State output Low current	$V_{CC}$ = 2.7V; $V_O$ = 0.5V; $V_I$ = $V_{IL}$ or $V_{IH}$			0.5	-5	μА
I <sub>CCH</sub>		$V_{CC} = 2.7V$ ; Outputs High, $V_I = GND$ or $V_{CC} = 0.00$	V <sub>CC</sub> , I <sub>O</sub> = 0		0.04	0.1	
I <sub>CCL</sub>	Quiescent supply current	$V_{CC} = 2.7V$ ; Outputs Low, $V_I = GND$ or $V_I = V_I = V$	′ <sub>CC</sub> , I <sub>O =</sub> 0		2.3	4.5	mA
I <sub>CCZ</sub>	1	V <sub>CC</sub> = 2.7V; Outputs Disabled; V <sub>I</sub> = GND	or V <sub>CC</sub> , I <sub>O</sub> = 0 <sup>5</sup>		0.04	0.1	1
Δl <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 2.3V to 2.7V; One input at $V_{CC}$ -0. Other inputs at $V_{CC}$ or GND	6V,		0.04	0.4	mA

- All typical values are at V<sub>CC</sub> = 2.5V and T<sub>amb</sub> = 25°C.
   This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND
   This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 2.5V ± 0.2V a transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
- 4. Unused pins at V<sub>CC</sub> or GND.
   5. I<sub>CCZ</sub> is measured with outputs pulled up to V<sub>CC</sub> or pulled down to ground.
- 6. Not guaranteed.
- 7. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

### 2.5V/3.3V 20-bit bus interface latch (3-State)

74ALVT16841

AC CHARACTERISTICS (2.5V  $\pm$  0.2V RANGE) GND = 0V; t<sub>R</sub> = t<sub>F</sub> = 2.5ns; C<sub>L</sub> = 50pF; R<sub>L</sub> = 500 $\Omega$ ; T<sub>amb</sub> = -40°C to +85°C.

			LIMITS			
SYMBOL	PARAMETER	WAVEFORM	T <sub>amb</sub> = -40 to +85°C V <sub>CC</sub> = +2.5V ±0.2V		UNIT	
			MIN	TYP	MAX	1
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nDx to nQx	2	0.5 0.5	1.8 2.1	3.0 3.6	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nLE to nQx	1	1.0 2.0	2.7 4.2	4.3 6.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low level	4 5	1.5 0.5	3.0 1.8	4.0 3.2	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low level	4 5	1.5 1.0	3.1 2.4	4.5 3.8	ns

NOTE:

#### AC SETUP REQUIREMENTS (2.5V $\pm$ 0.2V RANGE)

AC SETUP R	REQUIREMENTS (2.5V $\pm$ 0.2V R <sub>F</sub> = 2.5ns, C <sub>L</sub> = 50pF, R <sub>L</sub> = 500 $\Omega$	ANGE)	- R-		
SYMBOL	PARAMETER	WAVEFORM	WAVEFORM		UNIT
			Min	Тур	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time, High or Low nDx to nLE	3	0.5 1.5	0 0.2	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low nDx to nLE	3	1.8 2.0	0 0.8	ns
t <sub>w</sub> (H)	nLE pulse width High	1	1.5		ns


<sup>1.</sup> All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

### 2.5V/3.3V 20-bit bus interface latch (3-State)


#### 74ALVT16841

#### **AC WAVEFORMS**


 $\begin{array}{l} V_{M} = 1.5 \text{V at V}_{CC} \geq 3.0 \text{V}; \ V_{M} = V_{CC}/2 \ \text{at V}_{CC} \leq 2.7 \text{V} \\ V_{X} = V_{OL} + 0.3 \text{V at V}_{CC} \geq 3.0 \text{V}; \ V_{X} = V_{OL} + 0.15 \text{V at V}_{CC} \leq 2.7 \text{V} \\ V_{Y} = V_{OH} - 0.3 \text{V at V}_{CC} \geq 3.0 \text{V}; \ V_{Y} = V_{OH} - 0.15 \text{V at V}_{CC} \leq 2.7 \text{V} \end{array}$ 




Waveform 1. Propagation Delay, Latch Enable Input to Output, and Enable Pulse Width




Waveform 2. Propagation Delay for Data to Outputs



Waveform 3. Data Setup and Hold Times



Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

1998 Feb 13 10

### 2.5V/3.3V 20-bit bus interface latch (3-State)

### 74ALVT16841

#### **TEST CIRCUIT AND WAVEFORM**



#### **SWITCH POSITION**

TEST	SWITCH
t <sub>PLZ</sub> /t <sub>PZL</sub>	6V or V <sub>CC x 2</sub>
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

#### **DEFINITIONS**

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance: See AC CHARACTERISTICS for value.

R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.

	N. St. A.	8-							
FAMILY	INPUT PULSE REQUIREMENTS								
C	Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>R</sub>	t <sub>F</sub>				
74ALVT16	3.0V or V <sub>CC</sub> whichever is less	≤10MHz	500ns	≤2.5ns	≤2.5ns				

SW00025


1998 Feb 13 11

### 2.5V/3.3V ALVT 20-bit bus interface latch (3-State)

74ALVT16841

#### plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	рb	O	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	٦	Lp	ø	٧	v	у	Z <sup>(1)</sup>	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT371-1		MO-118AB				<del>93-11-02</del> 95-02-04

## 2.5V/3.3V ALVT 20-bit bus interface latch (3-State)

74ALVT16841

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1



#### 2.5V/3.3V ALVT 20-bit bus interface latch (3-State)

74ALVT16841

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date.  Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Philips** 

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

**Philips Semiconductors** 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03578

Let's make things better.





