

May 1995 Revised February 2001

74LCX157

Low Voltage Quad 2-Input Multiplexer with 5V Tolerant Inputs

General Description

The LCX157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present the selected data in the true (noninverted) form. The LCX157 can also be used as a function generator.

The 74LCX157 is fabricated with advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs
- \blacksquare 2.3V–3.6V $\rm V_{CC}$ specifications provided
- \blacksquare 5.8 ns t_{PD} max (V $_{CC}$ = 3.3V), 10 μA I_{CC} max
- Power down high impedance inputs and outputs
- \blacksquare ±24 mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:


Human body model > 2000V Machine model > 200V

Ordering Code:


Order Number	Package Number	Package Description
74LCX157M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74LCX157SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX157MTC	MTC16	16-Lead Thin Shripk Small Outline Package (TSSOP) JEDEC MO-153, 4 4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Pin Descriptions

Pin Names	Description	
I _{0a} –I _{0d} Source 0 Data Inp		
I _{1a} –I _{1d}	Source 1 Data Inputs	
Ē	Enable Input	
S	Select Input	
Z _a –Z _d	Outputs	

Functional Description

The LCX157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input (\overline{E}) is active-LOW. When \overline{E} is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The LCX157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$Z_a = \overline{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S})$$

$$Z_b = \overline{E} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S})$$

$$Z_c = \overline{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S})$$

$$Z_d = \overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

A common use of the LCX157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The LCX157 can generate any four of the sixteen different functions of two variables with one variable common. This is useful for implementing gating functions.


Truth Table

	Inputs						
Ē	s	l ₀	I ₁	z			
Н	Х	Х	Х	L			
L	Н	Х	L	L			
L	Н	Х	Н	Н			
L	L	L	Х	L			
L	L	Н	Х	Н			

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

°C

Absolute Maximum Ratings(Note 1) Symbol Parameter Value Conditions V_{CC} Supply Voltage -0.5 to +7.0 DC Input Voltage -0.5 to +7.0 ٧ DC Output Voltage Output in HIGH or LOW State (Note 2) Vo -0.5 to $V_{CC} + 0.5$ ٧ DC Input Diode Current V_I < GND I_{IK} -50 mΑ DC Output Diode Current -50 V_O < GND lok $\mathsf{m}\mathsf{A}$ +50 $V_O > V_{CC}$ ±50 DC Output Source/Sink Current mΑ lo ±100 DC Supply Current per Supply Pin mΑ I_{CC} DC Ground Current per Ground Pin ±100 mΑ

-65 to +150

Recommended Operating Conditions (Note 3)

Symbol	Parameter		Min	Max	Units
V _{CC}	Supply Voltage Operating			3.6	\/
		Data Retention	1.5	3.6	V
VI	Input Voltage	4,4	0	5.5	V
Vo	Output Voltage	HIGH or LOW State		V _{CC}	V
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V - 2.0V, V _{CC} = 3.0V		0	10	ns/V

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Storage Temperature

 T_{STG}

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Oymboi		Conditions	(V)	Min	Max	Offics
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		0.8	V
/он	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		ĺ
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		İ
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		İ
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	2.3 – 3.6		0.2	
		$I_{OH} = 8 \text{ mA}$	2.3		0.6	İ
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	V
		$I_{OL} = 16 \text{ mA}$	3.0		0.4	İ
		I _{OL} = 24 mA	3.0		0.55	ĺ
I	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
OFF	Power-Off Leakage Current	V_I or $V_O = 5.5V$	0		10	μΑ
CC	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		10	μА
		$3.6V \le V_I \le 5.5V$	2.3 – 3.6		±10	μΑ
Иcc	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μА

AC Electrical Characteristics

		$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500\Omega$						
	Parameter	$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50 \text{ pF}$		V _{CC} = 2.7V C _L = 50 pF		$V_{CC} = 2.5V \pm 0.2V$ $C_L = 30 \text{ pF}$		Units
Symbol	Farameter							
		Min	Max	Min	Max	Min	Max	
t _{PHL}	Propagation Delay	1.5	7.0	1.5	8.0	1.5	8.4	no
t _{PLH}	$S \rightarrow Z_n$	1.5	7.0	1.5	8.0	1.5	8.4	ns
t _{PHL}	Propagation Delay	1.5	7.0	1.5	8.0	1.5	8.4	
t _{PLH}	$\overline{E} \rightarrow Z_n$	1.5	7.0	1.5	8.0	1.5	8.4	ns
t _{PHL}	Propagation Delay	1.5	5.8	1.5	6.3	1.5	7.0	no
t_{PLH}	$I_n \rightarrow Z_n$	1.5	5.8	1.5	6.3	1.5	7.0	ns
toshl	Output to Output Skew		1.0					ns
toslh	(Note 4)		1.0					115

Note 4: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{cc}	T _A = 25°C	Units
Cymbol	T diameter	Conditions	(V)	Typical	J.iita
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{ V, } V_{IL} = 0 \text{ V}$	3.3	0.8	V
		CL= 30 pF, $V_{IH} = 2.5V$, $V_{IL} = 0V$	2.5	0.6	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50$ pF, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	-0.8	V
		$CL = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , $f = 10$ MHz	25	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)

Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$ $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$
t _{PZH} , t _{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




Propagation Delay. Pulse Width and $t_{\rm rec}$ Waveforms




3-STATE Output Low Enable and Disable Times for Logic



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output High Enable and Disable Times for Logic





 t_{rise} and t_{fall}


FIGURE 2. Waveforms (Input Characteristics; f = 1MHz, $t_r = t_f = 3ns$)

Symbol	V _{cc}					
- Cynnbon	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	2.5V ± 0.2V			
V_{mi}	1.5V	1.5V	V _{CC} /2			
V_{mo}	1.5V	1.5V	V _{CC} /2			
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V			
V_y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V			


$\textbf{Physical Dimensions} \ \ \textbf{inches} \ \ \textbf{(millimeters)} \ \ \textbf{unless otherwise noted}$








16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A





16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com