54F/74F257A Quad 2-Input Multiplexer with TRI-STATE® Outputs

General Description

The 'F257A is a quad 2-input multiplexer with TRI-STATE outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (\overline{OE}) input, allowing the outputs to interface directly with bus-oriented systems.

Features

- Multiplexer expansion by tying outputs together
- Non-inverting TRI-STATE outputs
- Input clamp diodes limit high-speed termination effects
- Guaranteed 4000V minimum ESD protection

Commercial	Military	Package Number	Package Description
74F257APC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
	54F257ADM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line
74F257ASC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
74F257ASJ (Note 1)		M16D	16-Lead (0.300″ Wide) Molded Small Outline, EIAJ
	54F257AFM (Note 2)	W16A	16-Lead Cerpack
	54F257ALL (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

Logic Symbols **Connection Diagrams** Pin Assignment Pin Assignment for DIP, SOIC and Flatpak for LCC loa 11a 10b 11b 10c 110 lod la I_{1b} I_{0b} NC Z_a I_{1a} 8 7 6 5 4 -OF S 16 V_{CC} - OE 15 Z_b 9 GND 10 NC 11 Z_d 12 I_{1d} 13 3 1_{0a} 2 S 3 14 - 1_{0c} l_{1a} Za •|_{1c} I_{ОЬ} Zc TL/F/9507-3 I_{1b} lod IEEE/IEC Zb 10 •l_{1d} GND Zd 14 15 16 17 18 lod Zc NC lic loc ŌĒ TL/F/9507-1 EN TL/F/9507-2 G1 loa I_{1a} lоь l_{1b} I_{0d} 7 111 10 Ζ, 1 TL/F/9507-5 TRI-STATE® is a registered trademark of National Semiconductor Corporation.

©1995 National Semiconductor Corporation TL/F/9507

RRD-B30M75/Printed in U. S. A.

November 1994

Unit Loading/Fan Out

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
S	Common Data Select Input	1.0/1.0	20 µA/−0.6 mA		
ŌĒ	TRI-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
I _{0a} -I _{0d}	Data Inputs from Source 0	1.0/1.0	20 µA/−0.6 mA		
I _{1a} -I _{1d}	Data Inputs from Source 1	1.0/1.0	20 µA/−0.6 mA		
Z _a -Z _d	TRI-STATE Multiplexer Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)		

Functional Description

The 'F257A is a quad 2-input multiplexer with TRI-STATE outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the I_{0x} inputs are selected and when Select is HIGH, the I_{1x} inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equation for the outputs is shown below:

$$Z_{n} = \overline{OE} \bullet (I_{n} \bullet S + I_{on} \bullet \overline{S})$$

When the Output Enable input (\overline{OE}) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to TRI-STATE devices whose outputs are tied together are designed so there is no overlap.


Logic Diagram

Output Enable	Select Input		ata outs	Output
ŌĒ	S	I ₀	I ₁	z
н	х	X	х	Z
L	н	X	L	L
L	н	X	н	н
L	L	L	Х	L
L	L	н	Х	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial Z = High Impedance



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications

Office/Distributors for availabilit	ty and specifications.	
Storage Temperature	-65°C to +150°C	
Ambient Temperature under Bias	-55°C to +125°C	
Junction Temperature under Bias Plastic	−55°C to +175°C −55°C to +150°C	
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V	
Input Voltage (Note 2)	-0.5V to $+7.0V$	
Input Current (Note 2)	-30 mA to $+5.0$ mA	
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)		
Standard Output	-0.5V to V _{CC}	
TRI-STATE Output	-0.5V to +5.5V	
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)	

ESD Last Passing Voltage (Min) 4000V Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature Military Commercial


Supply Voltage


Military Commercial -55°C to $+125^\circ\text{C}$ $0^{\circ}C$ to $\,+\,70^{\circ}C$


+4.5V to +5.5V +4.5V to +5.5V


	her voltage limit or current limi		t inputs.			4		R.	
Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
•,			Min Typ Max		Max	5.10	-00	Conditions	
V _{IH}	Input HIGH Voltage		2.0		32	V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Vo	ltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			V	Min		
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$	
I _{IH}	Input HIGH Current	54F 74F			20.0 5.0	μA	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	$V_{IN} = 7.0V$	
I _{CEX}	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$	
V _{ID}	Input Leakage Test	74F	4.75			V	0.0	$I_{ID} = 1.9 \mu A$ All Other Pins Grounded	
I _{OD}	Output Leakage Circuit Current	74F			3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded	
۱ _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
I _{OZH}	Output Leakage Curre	ent			50	μA	Max	$V_{OUT} = 2.7V$	
I _{OZL}	Output Leakage Curre	ent			-50	μA	Max	$V_{OUT} = 0.5V$	
I _{OS}	Output Short-Circuit C	Current	-60		-150	mA	Max	$V_{OUT} = 0V$	
I _{ZZ}	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = 5.25V$	
ICCH	Power Supply Current			9.0	15	mA	Max	V _O = HIGH	
I _{CCL}	Power Supply Current			14.5	22	mA	Max	V _O = LOW	
I _{CCZ}	Power Supply Current			15	23	mA	Max	$V_{O} = HIGH Z$	

t _{PHL} I _n to t _{PLH} Pro t _{PHL} S to	Parameter	V Min	$T_A = +25^{\circ}C_{CC} = +5.0$ $C_L = 50 \text{ pF}$ Typ	v				= Com]
tPHL In te tPLH Pro tPHL Sto			Tvp		T _A , V _{CC} = Mil C _L = 50 pF		$\label{eq:tau} \begin{array}{l} \textbf{T}_{\textbf{A}}, \textbf{V}_{\textbf{CC}} = \textbf{Com} \\ \textbf{C}_{\textbf{L}} = 50 \ \textbf{pF} \end{array}$		Units
tPHL In te tPLH Pro tPHL Sto				Max	Min	Max	Min	Мах	
t _{PHL} S to		2.5 2.0	4.5 4.2	5.5 5.5	2.0 1.5	7.0 7.0	2.0 2.0	6.0 6.0	ns
lozu Out	ppagation Delay o Z _n	4.0 2.5	5.0 6.5	9.5 7.0	3.5 2.5	11.5 9.0	3.5 2.5	10.5 8.0	ns
PZL	tput Enable Time	2.0 2.5	5.9 5.5	6.0 7.0	2.0 2.5	8.0 9.0	2.0 2.5	7.0 8.0	1
	tput Disable Time	2.0 2.0	4.3 4.5	6.0 6.0	2.0 2.0	7.0 8.5	2.0 2.0	7.0 7.0	ns
					3	3 種 、 CO	30. 42 % M.C	n	
		~				.00			









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.