

SEMICONDUCTOR

April 1988 Revised July 1999 74F51 Dual 2-Wide 2-Input; 2-Wide 3-Input AND-OR-Invert Gate


74F51 Dual 2-Wide 2-Input; 2-Wide 3-Input AND-OR-Invert Gate

General Description

This device contains two independent logic units, one performing a 2-2 AND-OR-INVERT and the other performing a 3-3 AND-OR-INVERT function.

Ordering Code:

Order Number	Package Number	Package Description				
74F51SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow				
74F51SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
74F51PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.						



Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
Fill Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
A_n , B_n , C_n , D_n , E_n , F_n	Inputs	1.0/1.0	20 µA/-0.6 mA	
Ōn	Outputs	50/33.3	–1 mA/20 mA	

Function Table for 3-Input Gates

Inputs						Output	
A ₀	A ₀ B ₀ C ₀ D ₀ E ₀ F ₀						
н	Н	Н	Х	Х	Х	L	
Х	Х	Х	Н	Н	Н	L	
All othe	All other combinations						

L = LOW Voltage Level

Function Table for 2-Input Gates

	Output			
A ₁	D ₁	\overline{O}_1		
Н	Н	Х	Х	L
х	х	Н	н	L
All other c	Н			

H = HIGH Voltage Level

X = Immaterial

74F51

Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
•	
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Vcc	Conditions	
V _{IH}	Input HIGH Voltage	2.0			V	<i>Th</i>	Recognized as a HIGH Signal	
VIL	Input LOW Voltage			0.8	V	-	Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH 10% V _{CC}	2.5	. 90	2	V	Min	I _{OH} = -1 mA	
	Voltage 5% V _{CC}	2.7			U.		I _{OH} = -1 mA	
V _{OL}	Output LOW 10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA	
	Voltage			0				
IIH	Input HIGH			5.0	A	Max	V 0.7V	
	Current			5.0	μA	IVIAX	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current		Ť	7.0		Max	V - 7 0V	
	Breakdown Test			7.0	μA	iviax	V _{IN} = 7.0V	
I _{CEX}	Output HIGH			50		Max	V _V	
	Leakage Current	1		50	μA	IVIAX	V _{OUT} = V _{CC}	
V _{ID}	Input Leakage	4.75			v	0.0	I _{ID} = 1.9 μA	
	Test	4.75			v	0.0	All other pins grounded	
I _{OD}	Output Leakage			3.75	μA	0.0	V _{IOD} = 150 mV	
	Circuit Current			3.75	μΑ	0.0	All other pins grounded	
IIL	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$	
I _{OS}	Output Short-Circuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$	
I _{CCH}	Power Supply Current		1.9	3.0	mA	Max	V _O = HIGH	
I _{CCL}	Power Supply Current		5.3	8.5	mA	Max	$V_{O} = LOW$	

AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0 V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	2.0	3.7	6.0	1.5	6.5	
t _{PHL}	$A_n, B_n, C_n, D_n, E_n, F_n \text{ to } \overline{O}_n$	1.0	2.6	4.0	1.0	4.5	ns


www.fairchildsemi.com



74F51

www.fairchildsemi.com

74F51 Dual 2-Wide 2-Input; 2-Wide 3-Input AND-OR-Invert Gate



www.fairchildsemi.com