

74LVQ08 Low Voltage Quad 2-Input AND Gate

General Description

The LVQ08 contains four, 2-input AND gates.

Features


- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Guaranteed incident wave switching into 75Ω

Ordering Code:


Order Number	Package Number	Package Description
74LVQ08SC	M14A	14-Lead (0.150" Wide) Molded Small Outline Package, SOIC JEDEC
74LVQ08SJ	M14D	14-Lead Molded Small Outline Package, SOIC EIAJ

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
A _n , B _n	Inputs
On	Outputs

Absolute Maximum Ratings (Note 1)

 $\begin{array}{c} {\rm V_O} = -0.5 {\rm V} & -20 \ {\rm mA} \\ {\rm V_O} = {\rm V_{CC}} + 0.5 {\rm V} & +20 \ {\rm mA} \\ {\rm DC} \ {\rm Output} \ {\rm Voltage} \ ({\rm V_O}) & -0.5 {\rm V} \ {\rm to} \ {\rm V_{CC}} + 0.5 {\rm V} \\ \end{array}$

DC Output Source

or Sink Current (I_O) ±50 mA

DC V_{CC} or Ground Current

DC Latch-Up Source or

Sink Current ±100 mA

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC}) 2.0V to 3.6V Input Voltage (V_I) 0V to V_{CC} Output Voltage (V_O) 0V to V_{CC} Operating Temperature (T_A) $-40^{\circ}C$ to $+85^{\circ}C$

Minimum Input Edge Rate $(\Delta V/\Delta t)$

V_{IN} from 0.8V to 2.0V

V_{CC} @ 3.0V 125 mV/ns

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{cc} (V)	T _A =	+25°C	$T_A = -40^{\circ} \text{C to } +85^{\circ} \text{C}$	Units	Conditions
			Тур	Gua	aranteed Limits		
V _{IH}	Minimum High Level	3.0	1.5	2.0	2.0	V	V _{OUT} = 0.1V
	Input Voltage						or V _{CC} - 0.1V
V _{IL}	Maximum Low Level	3.0	1.5	0.8	0.8	V	V _{OUT} = 0.1V
	Input Voltage		A = N				
V _{OH}	Minimum High Level	3.0	2.99	2.9	2.9	V	I _{OUT} = -50 μA
	Output Voltage	3.0		2.58	2.48	V	V _{IN} = V _{IL} or V _{IH} (Note 3)
							I _{OH} = -12 mA
V _{OL}	Maximum Low Level	3.0	0.002	0.1	0.1	V	I _{OUT} = 50 μA
	Output Voltage	3.0		0.36	0.44	V	V _{IN} = V _{IL} or V _{IH} (Note 3)
							I _{OL} = 12 mA
I _{IN}	Maximum Input	3.6		±0.1	±1.0	μA	V _I = V _{CC} , GND
	Leakage Current						
I _{OLD}	Minimum Dynamic	3.6			36	mA	V _{OLD} = 0.8V Max (Note 5)
I _{OHD}	Output Current (Note 4)	3.6			-25	mA	V _{OHD} = 2.0V Min (Note 5)
Icc	Maximum Quiescent	3.6		2.0	20.0	μA	V _{IN} = V _{CC}
	Supply Current						or GND
V _{OLP}	Quiet Output	3.3	0.4	0.8		V	(Notes 6, 7)
	Maximum Dynamic V _{OL}						
V _{OLV}	Quiet Output	3.3	-0.4	-0.8		V	(Notes 6, 7)
	Minimum Dynamic V _{OL}						
V _{IHD}	Maximum High Level	3.3	1.8	2.0		V	(Notes 6, 8)
	Dynamic Input Voltage						
V _{ILD}	Maximum Low Level	3.3	1.8	0.8		V	(Notes 6, 8)
	Dynamic Input Voltage						

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed for 74LVQ.

Note 6: Worst case package.

Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

Note 8: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V_{ILD}) , 0V to threshold (V_{IHD}) , f=1 MHz.

AC Electrical Characteristics

			T _A = +25°C			T _A = -40°C to +85°C		
Symbol	Parameter	V _{CC} (V)		C _L = 50 pF	:	C _L =	50 pF	Units
			Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	2.7	1.5	9.0	13.4	1.0	14.0	ns
		3.3 ±0.3	1.5	7.5	9.5	1.0	10.0	
t _{PHL}	Propagation Delay	2.7	1.5	8.4	12.0	1.0	13.0	ns
		3.3 ±0.3	1.5	7.0	8.5	1.0	9.0	
toshL	Output to Output Skew	2.7		1.0	1.5		1.5	ns
t _{OSLH}	(Note 9)	3.3 ±0.3		1.0	1.5		1.5	


Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF 🚜	V _{CC} = Open
C _{PD} (Note 10)	Power Dissipation Capacitance	17	pF	V _{CC} = 3.3V
lote 10: C _{PD} is measured	d at 10 MHz.		com.c	•









LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas

Customer Response Center Tel: 1-888-522-5372

Fairchild Semiconductor

Fax: +49 (0) 1 80-530 85 86

Fairchild Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061 **National Semiconductor**

Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179

www.fairchildsemi.com