## =AIRCHILD

SEMICONDUCTOR

## 74VHCT00A **Quad 2-Input NAND Gate**

#### **General Description**

The VHCT00A is an advanced high-speed CMOS 2-Input NAND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages, including buffer output, which provide high noise immunity and stable output.

Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the supply voltage and to the output pins with  $V_{CC} = 0V$ . These circuits prevent device destruction due to mismatched supply and input/ output voltages. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup.

July 1997 **Revised February 2005** 

#### **Features**

- High speed: t<sub>PD</sub> = 5.0 ns (typ) at T<sub>A</sub> = 25°C
- I High noise immunity:  $V_{IH} = 2.0V$ ,  $V_{IL} = 0.8V$
- Power down protection is provided on all inputs and outputs
- Low noise: V<sub>OLP</sub> = 0.8V (max)
- Low power dissipation:
- $I_{CC}$  = 2  $\mu A$  (max) at  $T_A$  = 25°C -wile with 74 Pin and function compatible with 74HCT00


#### **Ordering Code:**

Order Number	Package Number	Package Description
74VHCT00AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHCT00ASJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT00AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT00AMTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT00AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74VHCT00AN_NL (Note 1)	N14A	Pb-Free 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Note 1: "\_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Use this number to order device.

© 2005 Fairchild Semiconductor Corporation DS500023



#### Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (VIN)	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	
(Note 3)	-0.5V to V <sub>CC</sub> + 0.5V
(Note 4)	-0.5V to 7.0V
Input Diode Current (I <sub>IK</sub> )	–20 mA
Output Diode Current (I <sub>OK</sub> )	
(Note 5)	±20 mA
DC Output Current (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

#### **Recommended Operating** Conditions (Note 6)

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage (V <sub>IN</sub> )	0V to +5.5V
Output Voltage (V <sub>OUT</sub> )	
(Note 3)	0V to V <sub>CC</sub>
(Note 4)	0V to 5.5V
Operating Temperature (T <sub>OPR</sub> )	-40°C to +85°C
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC} = 5.0V \pm 0.5V$	0 ns/V ~ 20 ns/V
Note 2: Absolute Maximum Ratings are values may be damaged or have its useful life impaired tions should be met, without exception, to ensure reliable over its power supply, temperature, and ables. Fairchild does not recommend operation of tions.	. The databook specifica- that the system design is output/input loading vari- utside databook specifica-
Note 3: HIGH or LOW state. I <sub>OUT</sub> absolute n observed.	naximum rating must be

Note 4:  $V_{CC} = 0V$ .

Note 5:  $V_{OUT} < GND, \, V_{OUT} > V_{CC}$  (Outputs Active) Note 6: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

			_		182		<b>A</b> • *			
Symbol	Parameter	Vcc		$T_A = 25^{\circ}C$	13.5	T <sub>A</sub> = -40°C	to +85°C	Units	Co	nditions
0,	i ululiotoi	(V)	Min	Тур	Max	Min	Max	•		
V <sub>IH</sub>	HIGH Level Input Voltage	4.5	2.0			2.0		V		
		5.5	2.0			2.0		v		
V <sub>IL</sub>	LOW Level Input Voltage	4.5			0.8		0.8	V		
		5.5			0.8		0.8	v		
V <sub>OH</sub>	HIGH Level Output Voltage	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IH}$	I <sub>OH</sub> = -50 μA
		4.5	3.94			3.80		V	or V <sub>IL</sub>	I <sub>OH</sub> =8 mA
V <sub>OL</sub>	LOW Level Output Voltage	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	$I_{OL} = 50 \ \mu A$
		4.5			0.36		0.44	V	or V <sub>IL</sub>	$I_{OL} = 8 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 - 5.5			±0.1		±1.0	μA	$V_{IN} = 5.5V$	or GND
I <sub>CC</sub>	Quiescent Supply Current	5.5			2.0		20.0	μA	$V_{IN} = V_{CC} $	or GND
I <sub>CCT</sub>	Maximum I <sub>CC</sub> / Input	5.5			1.35		1.50	mA	$V_{IN} = 3.4V$	
		5.5			1.55		1.50	ШA	Other Input	$s = V_{CC} \text{ or } GND$
I <sub>OFF</sub>	Output Leakage Current	0.0			0.5		5.0	μA	V <sub>OUT</sub> = 5.5	V
	(Power Down State)									

## **Noise Characteristics**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> =	25°C	Units	Conditions
Symbol	Falanelei	(V)	Тур	Limit	Units	conditions
V <sub>OLP</sub> (Note 7)	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	0.4	0.8	V	C <sub>L</sub> = 50 pF
V <sub>OLV</sub> (Note 7)	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.4	-0.8	V	C <sub>L</sub> = 50 pF
V <sub>IHD</sub> (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C <sub>L</sub> = 50 pF
V <sub>ILD</sub> (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C <sub>L</sub> = 50 pF

Note 7: Parameter guaranteed by design.

# **74VHCT00A**

	_	V <sub>cc</sub>		$T_A=25^\circ C$		T <sub>A</sub> =40°	C to +85°C		
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Conditio
t <sub>PLH</sub>	Propagation Delay	$\textbf{5.0} \pm \textbf{0.5}$		5.0	6.9	1.0	8.0		C <sub>L</sub> = 15 pF
t <sub>PHL</sub>		-		5.5	7.9	1.0	9.0	ns	$C_L = 50 \text{ pF}$
CIN	Input Capacitance			4	10		10	pF	$V_{CC} = Open$
C <sub>PD</sub>	Power Dissipation Capacitance			17				pF	(Note 8)
				32	方形での	Siz at	en.		

