

July 1997 Revised February 2005

74VHCT08A Quad 2-Input AND Gate

General Description

The VHCT08A is an advanced high speed CMOS 2 Input AND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 4 stages including buffer output, which provide high noise immunity and stable out-

Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the supply voltage and to the output pins with V_{CC} = 0V. These circuits prevent device destruction due to mismatched supply and input/ output voltages. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup.

Features

- High speed: $t_{PD} = 5.0$ ns (typ) at $T_A = 25$ °C
- High noise immunity: $V_{IH} = 2.0V$, $V_{IL} = 0.8V$
- Power down protection is provided on all inputs and outputs
- Low noise: $V_{OLP} = 0.8V$ (max)
- Low power dissipation:

 $I_{CC} = 2 \mu A \text{ (max)} @ T_A = 25 ° C$

auble with 74 ■ Pin and function compatible with 74HCT08

Ordering Code:


Order Number	Package Number	Package Description
74VHCT08AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHCT08AMX_NL (Note 1)	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHCT08ASJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT08AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT08AMTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT08AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code Pb-Free package per JEDEC J-STD-020B.


Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.



Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description				
A _n , B _n	Inputs				
O _n	Outputs				

Truth Table

Α	В	0
L	L	L
L	Н	L
Н	S.L	L
H j	r DiH	Н

Absolute Maximum Ratings(Note 2)

Supply Voltage (V_{CC}) -0.5V to +7.0V DC Input Voltage (V_{IN}) -0.5V to +7.0V

DC Output Voltage (V_{OUT})

(Note 3) $-0.5V \text{ to } V_{CC} + 0.5V$

 $\begin{array}{lll} \mbox{(Note 4)} & -0.5\mbox{V to 7.0V} \\ \mbox{Input Diode Current ($I_{\rm IK}$)} & -20\mbox{ mA} \\ \mbox{Output Diode Current ($I_{\rm OK}$) (Note 5)} & \pm 20\mbox{ mA} \end{array}$

DC Output Current (I_{OK}) (Note 5) ± 20 mA

DC Output Current (I_{OUT}) ± 25 mA

DC V_{CC}/GND Current (I_{CC}) ± 50 mA

Storage Temperature (T_{STG}) -65°C to +150°C

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 6)

Supply Voltage (V_{CC}) 4.5V to 5.5V Input Voltage (V_{IN}) 0V to +5.5V

Output Voltage (V_{OUT})

(Note 3) 0V to V_{CC} (Note 4) 0V to 5.5V

Operating Temperature (T_{OPR}) -40°C to +85°C

Input Rise and Fall Time (t_r, t_f)

 $V_{CC} = 5.0V \pm 0.5V$ 0 ns/V ~ 20 ns/V

-65°C to +150°C

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: HIGH or LOW state. I_{OUT} absolute maximum rating must be

Note 4: V_{CC} = 0V.

Note 5: $V_{OUT} < GND$, $V_{OUT} > V_{CC}$ (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	$T_A = 25$ °C $T_A = -40$ °C to $+85$ °C			Units	Conditions			
Cymbol	i didilicici	(V)	Min	Тур	Max	Min	Max	Ointo	Conditions	
V_{IH}	HIGH Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0	A N	. '	2.0		V		
V _{IL}	LOW Level	4.5			0.8		0.8	V		
	Input Voltage	5.5			0.8		8.0	V		
V _{OH}	HIGH Level	4.5	4. 40	4.50		4.40		V		$I_{OH} = -50 \mu A$
	Output Voltage	4.5	3.94			3.80		V	or V _{IL}	$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level Output Voltage	4.5		0.0	0.1		0.1	V		$I_{OL} = 50 \mu A$
		4.5			0.36		0.44	V	or V _{IL}	I _{OL} = 8 mA
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V$	or GND
Icc	Quiescent Supply Current	5.5			2.0		20.0	μΑ	$V_{IN} = V_{CC} c$	or GND
ГССТ	Maximum I _{CC} / Input	5.5			1.35		1.50	mA	V _{IN} = 3.4V Other Input	s = V _{CC} or GND
l _{OFF}	Output Leakage Current	0.0			0.5		5.0	μА	V _{OUT} = 5.5	V
	(Power Down State)									

Noise Characteristics

Symbol	Parameter	V _{CC}	T _A =	25°C	Units	Conditions	
Cymbol	rarameter	(V)	Тур	Limit	Omis		
V _{OLP} (Note 7)	Quiet Output Maximum Dynamic V _{OL}	5.0	0.4	0.8	V	C _L = 50 pF	
V _{OLV} (Note 7)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.4	-0.8	V	C _L = 50 pF	
V _{IHD} (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF	
V _{ILD} (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF	


Note 7: Parameter guaranteed by design.


AC Electrical Characteristics

Symbol	Parameter	V _{cc}	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
- Cymbol	r urumeter	(V)	Min	Тур	Max	Min	Max	Oilles	Conditions
t _{PLH}	Propagation Delay	5.0		5.0	6.9	1.0	8.0	ns	C _L = 15 pF
t _{PHL}		±0.5		5.5	7.9	1.0	9.0	113	C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation Capacitance			18				pF	(Note 8)

Note 8: C_{PD} is defined as the value of the internal equivalent capacitance, which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC} /4 (per gate)









$\begin{picture}(200,0)\put(0,0){\line(1,0){100}} \put(0,0){\line(1,0){100}} \put(0,0){\line(1,0){100$ 7.72 4.15 6.4 3.2 LAND PATTERN RECOMMENDATION PIN #1 IDENT. -0.90^{+0.15} -C-. -12.00°TOP & BOTTOM R0.09 mi GAGE PLANE NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153 VARIATION AB-REF NOTE 6, DATED 7/93 B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982 0.25 SEATING PLANE DETAIL A MTC14revD 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)





14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com