INTEGRATED CIRCUITS

DATA SHEET



74LV03Quad 2-input NAND gate

Product specification Supersedes data of 1997 Mar 28 IC24 Data Handbook





Quad 2-input NAND gate

74LV03

FEATURES

- Wide operating voltage: 1.0 to 5.5V
- Optimized for Low Voltage applications: 1.0 to 3.6V
- Accepts TTL input levels between V_{CC} = 2.7V and V_{CC} = 3.6V
- Typical V_{OLP} (output ground bounce) < 0.8V @ V_{CC} = 3.3V, $T_{amb} = 25^{\circ}C$
- Typical V_{OHV} (output V_{OH} undershoot) > 2V @ V_{CC} = 3.3V, $T_{amb} = 25^{\circ}C$
- Level shifter capability
- Output capability: standard (open drain)
- I_{CC} category: SSI

DESCRIPTION

The 74LV03 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT03.

The 74LV03 provides the 2-input NAND function.

3_

The 74LV03 has open-drain N-transistor outputs, which are not clamped by a diode connected to V_{CC}. In the OFF-state, i.e. when one input is LOW, the output may be pulled to any voltage between GND and V_{Omax}. This allows the device to be used as a LOW-to-HIGH or HIGH-to-LOW level shifter. For digital operation and OR-tied output applications, these devices must have a pull-up resistor to establish a logic HIGH level.

QUICK REFERENCE DATA

GND = 0V; T_{amb} = 25°C; t_r = $t_f \le$ 2.5 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PZL} /t _{PLZ}	Propagation delay nA, nB to nY	C _L = 15pF V _{CC} = 3.3V	8	ns
C _I	Input capacitance		3.5	pF
C _{PD}	Power dissipation capacitance per gate	Notes 1, 2	4	pF

NOTES:

- C_{PD} is used to determine the dynamic power dissipation (P_D in μ W) P_D = C_{PD} × V_{CC}² x f_i + Σ (C_L × V_{CC}² × f_o) where: f_i = input frequency in MHz; C_L = output load capacitance in pF; f_o = output frequency in MHz; V_{CC} = supply voltage in V; Σ (C_L × V_{CC}² × f_o) = sum of the outputs. The condition is V_I = GND to V_{CC}
- 3 The given value of C_{PD} is obtained with : $C_L = 0$ pF and $R_L = \infty$

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
14-Pin Plastic DIL	-40°C to +125°C	74LV03 N	74LV03 N	SOT27-1
14-Pin Plastic SO	-40°C to +125°C	74LV03 D	74LV03 D	SOT108-1
14-Pin Plastic SSOP Type II	-40°C to +125°C	74LV03 DB	74LV03 DB	SOT337-1
14-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV03 PW	74LV03PW DH	SOT402-1

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1, 4, 9, 12	1A to 4A	Data inputs
2, 5, 10, 13	1B to 4B	Data inputs
3, 6, 8, 11	1Y to 4Y	Data outputs
7	GND	Ground (0V)
14	V _{CC}	Positive supply voltage

FUNCTION TABLE

INP	UTS	OUTPUT
nA	nB	nY
L	L	Z
L	Н	Z
Н	L	Z
Н	Н	L

NOTES:

H = HIGH voltage level


L = LOW voltage level

Z = High impedance OFF-state


Quad 2-input NAND gate

74LV03


PIN CONFIGURATION




LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM



Quad 2-input NAND gate

74LV03

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CC}	DC supply voltage	See Note1	1.0	3.3	5.5	V
VI	Input voltage		0	-	V _{CC}	V
Vo	Output voltage		0	-	V _{CC}	V
T _{amb}	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 1.0V \text{ to } 2.0V$ $V_{CC} = 2.0V \text{ to } 2.7V$ $V_{CC} = 2.7V \text{ to } 3.6V$ $V_{CC} = 3.6V \text{ to } 5.5V$	- - -	- - - -	500 200 100 50	ns/V

NOTES:

ABSOLUTE MAXIMUM RATINGS1, 2

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL PARAMETER CONDITIONS **RATING** UNIT V_{CC} DC supply voltage -0.5 to +7.0 V DC input diode current $V_I < -0.5 \text{ or } V_I > V_{CC} + 0.5 V_{CC}$ 20 $\pm I_{IK}$ mΑ ±I_{OK} DC output diode current $V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5 V_{CC}$ 50 mΑ DC output source or sink current $\pm I_{O}$ mΑ 25 standard outputs DC V_{CC} or GND current for types with ±I_{GND}, mA -standard outputs 50 ±lcc -65 to +150 °C T_{stg} Storage temperature range Power dissipation per package for temperature range: -40 to +125°C above +70°C derate linearly with 12mW/K -plastic DIL 750 $\mathsf{P}_{\mathsf{TOT}}$ mWabove +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K -plastic mini-pack (SO) 500 -plastic shrink mini-pack (SSOP and TSSOP) 400

NOTES:

¹ The LV is guaranteed to function down to $V_{CC} = 1.0V$ (input levels GND or V_{CC}); DC characteristics are guaranteed from $V_{CC} = 1.2V$ to $V_{CC} = 5.5V$.

¹ Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

² The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Quad 2-input NAND gate

74LV03

DC CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

			LIMITS								
SYMBOL	PARAMETER	TEST CONDITIONS	-40)°C to +8	5°C	-40°C to	+125°C	דואט [
			MIN	TYP ¹	MAX	MIN	MAX	1			
		V _{CC} = 1.2V	0.9			0.9					
\/	HIGH level Input	V _{CC} = 2.0V	1.4			1.4] ,			
V_{IH}	voltage	V _{CC} = 2.7 to 3.6V	2.0			2.0		1 °			
		V _{CC} = 4.5 to 5.5V	0.7*V _{CC}			0.7*V _{CC}		1			
		V _{CC} = 1.2V			0.3		0.3				
V_{IL}	LOW level Input	V _{CC} = 2.0V			0.6		0.6] ,			
VIL	voltage	V _{CC} = 2.7 to 3.6V			0.8		0.8] `			
		V _{CC} = 4.5 to 5.5			0.3*V _{CC}		0.3*V _{CC}	1			
		$V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$		1.2				Т			
	LUGILLA DE LA CARROLE	$V_{CC} = 2.0V$; $V_I = V_{IH}$ or V_{IL} ; $-I_O = 100\mu A$	1.8	2.0	0	1.8]			
V_{OH}	HIGH level output voltage; all outputs	$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $-I_O = 100\mu A$	2.5	2.7	5	2.5		V			
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $-I_O = 100\mu A$	2.8	3.0	-	2.8]			
		$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	4.3	4.5	71.	4.3		<u>l</u>			
V _{OH}	HIGH level output voltage;	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 6\text{mA}$	2.40	2.82		2.20		V			
VОН	STANDARD outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 12\text{mA}$	3.60	4.20		3.50		<u>l</u>			
		$V_{CC} = 1.2V; V_1 = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0							
	L OW law at autout	$V_{CC} = 2.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 100\mu A$		0	0.2		0.2]			
V_{OL}	LOW level output voltage; all outputs	$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 100\mu A$		0	0.2		0.2	V			
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2]			
		$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		0	0.2		0.2	<u> </u>			
V _{OL}	LOW level output voltage;	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 6\text{mA}$		0.25	0.40		0.50				
VOL	STANDARD outputs	$V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 12\text{mA}$		0.35	0.55		0.65] <u> </u>			
I _{OZ}	HIGH level output leakage current	$V_{CC} = 2.0 \text{ to } 3.6V; V_I = V_{IL}; V_O = V_{CC} \text{ or GND}$			5.0		10	μА			
I _{OZ}	HIGH level output leakage current	$V_{CC} = 2.0 \text{ to } 3.6\text{V}; V_I = V_{IL};$ $V_O = 6.0\text{V}^2$			10		20	μА			
II	Input leakage current	$V_{CC} = 5.5V$; $V_I = V_{CC}$ or GND			1.0		1.0	μА			
I _{CC}	Quiescent supply current; SSI	$V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}; I_O = 0$			20.0		40	μА			
Δl _{CC}	Additional quiescent supply current per input	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$			500		850	μА			

NOTES:

All typical values are measured at T_{amb} = 25°C.
 The maximum operating output voltage (V_{O(max)}) is 6.0V.

Quad 2-input NAND gate

74LV03

AC CHARACTERISTICS FOR 74LV03

GND = 0V; $t_r = t_f \le 2.5 ns$; $C_L = 50 pF$; $R_L = 1 K\Omega$

SYMBOL	PARAMETER	WAVEFORM	CONDITION	_	LIMITS 40 to +85 °	С	LIM -40 to -	UNIT		
			V _{CC} (V) MIN TYP ¹ MA		MAX	MIN	MAX			
		Figures, 1, 2	1.2	_	50	_	_	_		
	Dona a settem deles		Figures, 1, 2	2.0	_	17	26	_	31	
t _{PZL} /t _{PLZ}	Propagation delay nA, nB, to nY			Figures, 1, 2	2.7	_	13	19	_	23
l IIA, IIB,	,,		3.0 to 3.6	_	10 ²	16	_	19	٦	
			4.5 to 5.5	_	_3	13	_	16		

NOTE:

- 1 Unless otherwise stated, all typical values are at $T_{amb} = 25$ °C.
- Typical value measured at $V_{CC} = 3.3V$.
- 3 Typical value measured at $V_{CC} = 5.0V$.

AC WAVEFORMS

 V_{M} = 1.5V at $V_{CC}\,\geq\,2.7V\,\leq\,3.6V$

 V_{M} = 0.5V * V_{CC} at V_{CC} < 2.7V and \geq 4.5V

 V_{OL} and V_{OH} are the typical output voltage drop that occur with the

V_X = V_{OL} + 0.3V at V_{CC} \geq 2.7V and \leq 3.6V V_X = V_{OL} + 0.1 * V_{CC} at V_{CC} < 2.7V and \geq 4.5V




Figure 1. Input (nA, nB) to output (nY) propagation delays.





Figure 2. Load circuitry for switching times

Quad 2-input NAND gate

74LV03

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	IEC JEDEC		PROJECTION	ISSUE DATE	
SOT27-1	050G04	MO-001AA			92-11-17 95-03-11	

Quad 2-input NAND gate

74LV03

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



UNIT	A max.	Α1	A ₂	Α3	рb	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039		0.01	ı	0.0098 0.0075	0.35 0.34	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT108-1	076E06\$	MS-012AB			91-08-13- 95-01-23	

Quad 2-input NAND gate

74LV03

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



DIMENSIONS (mm are the original dimensions)

						-,												
UNIT	A max.	Α ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUEDATE
SOT337-1		MO-150AB			-95-02-04 96-01-18

Quad 2-input NAND gate

74LV03

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	А3	рb	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	٧	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ICCUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT402-1		MO-153				-94-07-12 95-04-04

Quad 2-input NAND gate

74LV03

NOTES



Quad 2-input NAND gate

74LV03

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 08-98

Document order number: 9397-750-04403

Let's make things better.





