SEMICONDUCTOR TM

## FDP4020P/FDB4020P


P-Channel 2.5V Specified Enhancement Mode Field Effect Transistor

## **General Description**

This P-Channel low threshold MOSFET has been designed for use as a linear pass element for low voltage outputs. In addition, the part may be used as a low voltage load switch when switching outputs on or off for power management. The part may also be used in conjunction with DC-DC converters requiring P-Channel.

## Features

- -16 A, -20 V.  $R_{DS(on)} = 0.08 \ \Omega @ V_{GS} = -4.5 \ V R_{DS(on)} = 0.11 \ \Omega @ V_{GS} = -2.5 \ V.$
- Critical DC electrical parameters specified at elevated temperature.
- High density cell design for extremely low R<sub>DS(on)</sub>
- TO-220 and TO-263 (D<sup>2</sup>PAK) package for both through hole and surface mount applications.
- 175°C maximum junction temperature rating.



## Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	FDP4020P	FDB4020P	Units
V <sub>DSS</sub>	Drain-Source Voltage	-20		V
V <sub>GSS</sub>	Gate-Source Voltage	±8		V
I <sub>D</sub>	Drain Current - Continuous	-16		А
	- Pulsed -48			
P <sub>D</sub>	Total Power Dissipation @ T <sub>c</sub> = 25°C	37.5 W		W
	Derate above 25°C 0.25		W/∘C	
Τ <sub>J</sub> , Τ <sub>stg</sub>	Operating and Storage Junction Temperature Range	-65 to +175		°C
Therma	I Characteristics			
R <sub>AJC</sub>	Thermal Resistance, Junction-to- Case	4		°C/W
R <sub>AJA</sub>	Thermal Resistance, Junction-to- Ambient (Note 1)	62.5	40	∘C/W

## Package Outlines and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity	
FDP4020P	FDP4020P	13"	12mm	2500 units	

©2000 Fairchild Semiconductor International


September 2000

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Symbol	Falameter	Test conditions		тур	IVIAX	Units
Off Char	acteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS}$ = 0 V, $I_D$ = -250 $\mu$ A	-20			V
<u>ABVdss</u> ∆TJ	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, Referenced to $25^{\circ}$ C		-28		mV/∘C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			-1	μA
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	$V_{GS} = 8 \text{ V},  V_{DS} = 0 \text{ V}$			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	$V_{GS} = -8 \text{ V},  V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	-0.4	-0.58	-1	V
<u>A</u> VGS(th) ΔTJ	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 _{\text{L}}\text{A}$ , Referenced to $25^{\circ}\text{C}$		2		mV/∘C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$ \begin{array}{l} V_{GS}=-4.5 \; V, I_{D}=-8 \; A, \\ V_{GS}=-4.5 \; V, I_{D}=-8 \; A, T_{J}\!\!=\!\!125^{\circ}\text{C} \\ V_{GS}=-2.5 \; V, I_{D}=-7 \; A \end{array} $	· Sh	0.068 0.098 0.096	0.08 0.13 0.110	Ω
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -5 V	-20			Α
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 V, I_D = -8 A$		14		S
Dynami	c Characteristics	CO.				
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -10 V, V_{GS} = 0 V,$		665		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		270		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			70		pF
	ng Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -5 V, I_D = -1 A,$		8	16	ns
	Turn-On Rise Time	$V_{GS}$ = -4.5 V, $R_{GEN}$ = 6 $\Omega$		24	38	ns
l <sub>r</sub>	T 0" D 1 T			50	80	ns
	Turn-Off Delay Time				45	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			29	45	
t <sub>d(off)</sub> t <sub>f</sub>	Turn-Off Fall Time	V <sub>DS</sub> = -5 V,		29 9.5	45 13	nC
t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub>		V <sub>DS</sub> = -5 V, I <sub>D</sub> = -16 A, V <sub>GS</sub> = -4.5 V		-	-	nC nC
t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>gs</sub>	Turn-Off Fall Time Total Gate Charge			9.5	-	
t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Turn-Off Fall TimeTotal Gate ChargeGate-Source ChargeGate-Drain Charge	I <sub>D</sub> = -16 A, V <sub>GS</sub> = -4.5 V		9.5 1.3	-	nC
$t_{d(off)}$ $t_f$ $Q_g$ $Q_{gs}$ $Q_{gd}$ <b>Drain-Sc</b>	Turn-Off Fall Time   Total Gate Charge   Gate-Source Charge   Gate-Drain Charge   Durce Diode Characteristics	$I_D = -16 \text{ A}, V_{GS} = -4.5 \text{ V}$ s and Maximum Ratings		9.5 1.3	13	nC nC
t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Turn-Off Fall TimeTotal Gate ChargeGate-Source ChargeGate-Drain Charge	$I_D = -16 \text{ A}, V_{GS} = -4.5 \text{ V}$ s and Maximum Ratings ce Diode Forward Current (Note 2)		9.5 1.3	-	nC


Notes:

**1.**  $R_{0JA}$  is the sum of the juntion-to-case and case-to-ambient thermal resistance. For T0-263 the device is mounted on circuit board with a 1in<sup>2</sup> pad of 2 oz. copper. **2.** Pulse Test: Pulse Width  $\leq$  300 µs, Duty Cycle  $\leq$  2.0%

# FDP4020P



# FDP4020P



## FDP4020P

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FASTr™	QFET™	VCX™
Bottomless™	GlobalOptoisolator™	QS™	
CoolFET™	GTO™	QT Optoelectronics™	
CROSSVOLT™	HiSeC™	Quiet Series™	
DOME™	ISOPLANAR™	SuperSOT™-3	
E <sup>2</sup> CMOS <sup>™</sup>	MICROWIRE™	SuperSOT™-6	
EnSigna™	OPTOLOGIC™	SuperSOT™-8	
FACT™	OPTOPLANAR™	SyncFET™	
FACT Quiet Series™	POP™	TinyLogic™	
FAST®	PowerTrench®	UHC™	

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## **PRODUCT STATUS DEFINITIONS**

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	•	Rev. F1