

FDJ129P

P-Channel -2.5 Vgs Specified PowerTrench® MOSFET

General Description


This P-Channel -2.5V specified MOSFET uses Fairchild's advanced low voltage PowerTrench process. It has been optimized for battery power management applications.


Applications

- · Battery management
- · Load switch

Features

- -4.2 A, -20 V. $R_{DS(ON)}$ = 70 m Ω @ V_{GS} = -4.5 V $R_{DS(ON)}$ = 120 m Ω @ V_{GS} = -2.5 V
- · Low gate charge
- High performance trench technology for extremely low $R_{\mbox{\scriptsize DS}(\mbox{\scriptsize ON})}$
- Compact industry standard SC75-6 surface mount package





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		-20	V
V _{GSS}	Gate-Source Voltage		± 12	V
I _D	Drain Current - Continuous	(Note 1a)	-4.2	Α
	– Pulsed		-16	
P _D	Power Dissipation for Single Operation	(Note 1a)	1.6	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

R _{θJA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	77	°C/W
· •0JA		(,		O

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.А	FDJ129P	7"	8mm	3000 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics	1	l		l l	
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -250 \mu\text{A}$	-20			V
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = -250 μA,Referenced to 25°C		-18		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	V _{GS} = 12 V, V _{DS} = 0 V			100	nA
I_{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -12 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Chara	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.6	-1.1	-1.5	V
$\Delta V_{GS(th)} \over \Delta T_{,l}$	Gate Threshold Voltage Temperature Coefficient	I_D = -250 μA,Referenced to 25°C		3		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -4.2 \text{ A}$ $V_{GS} = -2.5 \text{ V}, I_D = -3.3 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -4.2, T_J = 125 ^{\circ}\text{C}$		54 91 72	70 120 100	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, I_D = -4.2, T_J = 125 ^{\circ}\text{C}$ $V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	- 8			Α
g _{FS}	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_{D} = -4.2 \text{ A}$,	11		S
Dynamic	Characteristics	2 13	377			
C _{iss}	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$		585		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		124		pF
C _{rss}	Reverse Transfer Capacitance	C		61		pF
Switchin	g Characteristics (Note 2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -10 \text{ V}, I_{D} = -1 \text{ A},$		10	20	ns
t _r	Turn-On Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$		9	18	ns
t _{d(off)}	Turn-Off Delay Time			17	30	ns
t _f	Turn-Off Fall Time	7		10	20	ns
Q_g	Total Gate Charge	$V_{DS} = -10 \text{ V}, I_D = -4.2 \text{ A},$		4	6	nC
Q_{gs}	Gate-Source Charge	V _{GS} = -4.5 V		1.1		nC
Q_{gd}	Gate-Drain Charge			1.2		nC
Drain-Sc	ource Diode Characteristics a	and Maximum Ratings				
V_{SD}	Drain-Source Diode Forwar Voltage	$V_{GS} = 0 \text{ V}, I_S = -1.5 \text{ A} \text{(Note 2)}$		-0.7	-1.2	V
t _{rr}	Diode Reverse Recovery Time	$I_F = -4.2 \text{ A},$		16		nS
Qrr	Diode Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$		13		nC

Notes:

^{1.} $R_{0,JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{0,JC}$ is guaranteed by design while $R_{0,CA}$ is determined by the user's board design.



a) 77°C/W when mounted on a 1in² pad of 2 oz




b) 110°C/W when mounted on a minimum pad of 2 oz copper.

Scale 1 : 1 on letter size paper


2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%


Typical Characteristics



1.8 OBMALIZED DRAIN CORRECT ON A STATE OF THE PROPERTY OF THE

Figure 1. On-Region Characteristics.









Figure 3. On-Resistance Variation withTemperature.

Figure 4. On-Resistance Variation with Gate-to-Source Voltage.







Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.





Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

	ACEx™	FAST®	ISOPLANAR™	Power247™	SuperFET™
	ActiveArray™	FASTr™	LittleFET™	PowerSaver™	SuperSOT™-3
	Bottomless™	FPS™	$MICROCOUPLER^{TM}$	PowerTrench®	SuperSOT™-6
	CoolFET™	FRFET™	MicroFET™	QFET®	SuperSOT™-8
	$CROSSVOLT^{TM}$	GlobalOptoisolator™	MicroPak™	QS^{TM}	SyncFET™
	DOME™	GTO™ .	MICROWIRE™	QT Optoelectronics™	TinyLogic [®]
	EcoSPARK™	HiSeC™	MSXTM	Quiet Series™	TINYOPTO™
	E ² CMOS TM	I ² C TM	MSXPro™	RapidConfigure™	TruTranslation™
	EnSigna™	<i>i-</i> Lo [™]	OCX^{TM}	RapidConnect™	UHC™
	FACT™	ImpliedDisconnect™	OCXPro™	μSerDes™	UltraFET®
	FACT Quiet Serie	es [™]	OPTOLOGIC®	SILENT SWITCHER®	VCX™
	Across the board	d. Around the world.™	OPTOPLANAR™	SMART START™	
The Power Franchise®		PACMAN™	SPM TM		
		POP™	Stealth™		

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

Programmable Active Droop™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.		

Rev. I11