

## 2.2A, 250V, 2.000 Ohm, N-Channel Power MOSFETs

These are N-Channel enhancement mode silicon gate power field effect transistors designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. They are advanced power MOSFETs are designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These transistors can be operated directly from integrated circuits.

Formerly developmental type TA17443.

## Ordering Information


PART NUMBER	PACKAGE	BRAND
IRFR214	TO-252AA	IRFR214
IRFU214	TO-251AA	IRFU214

NOTE: When ordering, use the entire part number.



## Features

- 2.2A, 250V
- $r_{DS(ON)} = 2.000\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- High Input Impedance
- 150°C Operating Temperature
- Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

## Symbol



## Packaging



## IRFR214, IRFU214

### Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

	IRFR214, IRFU214	UNITS	
Drain to Source Voltage (Note 1) . . . . .	$V_{DS}$	250	V
Drain to Gate Voltage (Note 1) . . . . .	$V_{DGR}$	250	V
Continuous Drain Current . . . . .	$I_D$	2.2	A
$T_C = 100^{\circ}\text{C}$ . . . . .	$I_D$	1.4	A
Pulsed Drain Current (Note 2) . . . . .	$I_{DM}$	8.8	A
Gate to Source Voltage . . . . .	$V_{GS}$	$\pm 20$	V
Maximum Power Dissipation . . . . .	$P_D$	25	W
Linear Derating Factor . . . . .		0.20	W/ $^{\circ}\text{C}$
Single Pulse Avalanche Rating (Note 4) . . . . .	$E_{as}$	61	mJ
Operating and Storage Temperature . . . . .	$T_J, T_{STG}$	-55 to 150	$^{\circ}\text{C}$
Maximum Temperature for Soldering			
Leads at 0.063in (1.6mm) from Case for 10s . . . . .	$T_L$	300	$^{\circ}\text{C}$
Package Body for 10s, See Techbrief 334 . . . . .	$T_{pkg}$	260	$^{\circ}\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:


1.  $T_J = 25^\circ\text{C}$  TO  $125^\circ\text{C}$

### Electrical Specifications $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	$BV_{DSS}$	$I_D = 250\mu\text{A}, V_{GS} = 0\text{V}$	250	-	-	V
Gate to Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2	-	4	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Rated } BV_{DSS}, V_{GS} = 0\text{V}$	-	-	25	$\mu\text{A}$
		$V_{DS} = 0.8 \times \text{Rated } BV_{DSS}, V_{GS} = 0\text{V}$ $T_J = 150^\circ\text{C}$	-	-	250	$\mu\text{A}$
On-State Drain Current	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)MAX}, V_{GS} = 10\text{V}$	2.2	-	-	A
Gate to Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}$	-	-	$\pm 100$	nA
Drain to Source On Resistance (Note 4)	$r_{DS(ON)}$	$I_D = 1.3\text{A}, V_{GS} = 10\text{V}$ (Figure 8)	-	1.6	2.000	$\Omega$
Forward Transconductance (Note 4)	$g_{fs}$	$V_{DS} \geq 50\text{V}, I_{DS} = 1.3\text{A}$	1.1	-	-	S
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 0.5 \times \text{Rated } BV_{DSS}, I_D \approx 2.7\text{A}, R_{GS} = 24\Omega,$ $R_L = 4.5\Omega, V_{GS} = 10\text{V}$ MOSFET Switching Times are Essentially Independent of Operating Temperature	-	7.0	-	ns
Rise Time	$t_r$		-	7.6	-	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	16	-	ns
Fall Time	$t_f$		-	7.0	-	ns
Total Gate Charge	$Q_{g(TOT)}$	$V_{GS} = 10\text{V}, I_D \approx 5.6\text{A}, V_{DS} = 0.8 \times \text{Rated } BV_{DSS},$ (Figure 11) Gate Charge is Essentially Independent of Oper- ating Temperature	-	-	10	nC
Gate to Source Charge	$Q_{gs}$		-	-	1.8	nC
Gate to Drain "Miller" Charge	$Q_{gd}$		-	-	5.5	nC
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$ (Figure 9)	-	140	-	pF
Output Capacitance	$C_{OSS}$		-	42	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	9.6	-	pF

## IRFR214, IRFU214

### Electrical Specifications $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Internal Drain Inductance	L <sub>D</sub>	Measured From the Drain Lead, 6mm (0.25in) From Package to Center of Die	Modified MOSFET Symbol Showing the Internal Devices Inductances 	-	4.5	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured From The Source Lead, 6mm (0.25in) From Header to Source Bonding Pad		-	7.5	-	nH
Thermal Resistance Junction to Case	R <sub>θJC</sub>			-	-	5.0	°C/W
Thermal Resistance Junction to Ambient	R <sub>θJA</sub>	Free Air Operation		-	-	110	°C/W

### Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS	
Continuous Source to Drain Current	$I_{SD}$	Modified MOSFET Symbol Showing the Integral Reverse P-N Junction Diode		-	-	2.2	A	
Pulse Source to Drain Current (Note 2)	$I_{SDM}$			-	-	8.8	A	
Source to Drain Diode Voltage (Note 4)	$V_{SD}$	$T_J = 25^{\circ}\text{C}$ , $I_{SD} = 2.2\text{A}$ , $V_{GS} = 0\text{V}$ (Figure 10)		-	-	2.0	V	
Reverse Recovery Time	$t_{rr}$	$T_J = 25^{\circ}\text{C}$ , $I_{SD} = 2.7\text{A}$ , $dI_{SD}/dt = 100\text{A}/\mu\text{s}$		97	-	390	ns	
Reverse Recovery Charge	$Q_{RR}$	$T_J = 25^{\circ}\text{C}$ , $I_{SD} = 2.7\text{A}$ , $dI_{SD}/dt = 100\text{A}/\mu\text{s}$		0.32	-	1.3	$\mu\text{C}$	

#### NOTES:

- Pulse test: pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
- Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve. (Figure 3)
- $V_{DD} = 50\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 21\text{mH}$ ,  $R_G = 25\Omega$ , peak  $I_{AS} = 2.2\text{A}$ .

### Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. OUTPUT CHARACTERISTICS ( $T_C = 25^\circ C$ )




FIGURE 6. OUTPUT CHARACTERISTICS ( $T_C = 150^\circ C$ )




FIGURE 7. TRANSFER CHARACTERISTICS

**Typical Performance Curves** Unless Otherwise Specified (Continued)




FIGURE 8. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 9. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 10. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 11. GATE TO SOURCE VOLTAGE vs GATE CHARGE

**Test Circuits and Waveforms**




FIGURE 12. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 13. UNCLAMPED ENERGY WAVEFORMS

# Test Circuits and Waveforms (Continued)




FIGURE 14. SWITCHING TIME TEST CIRCUIT




FIGURE 15. RESISTIVE SWITCHING WAVEFORMS




FIGURE 16. GATE CHARGE TEST CIRCUIT




FIGURE 17. GATE CHARGE WAVEFORMS

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>

## Sales Office Headquarters

### NORTH AMERICA

Intersil Corporation  
P. O. Box 883, Mail Stop 53-204  
Melbourne, FL 32902  
TEL: (407) 724-7000  
FAX: (407) 724-7240

### EUROPE

Intersil SA  
Mercure Center  
100, Rue de la Fusee  
1130 Brussels, Belgium  
TEL: (32) 2.724.2111  
FAX: (32) 2.724.22.05

### ASIA

Intersil (Taiwan) Ltd.  
7F-6, No. 101 Fu Hsing North Road  
Taipei, Taiwan  
Republic of China  
TEL: (886) 2 2716 9310  
FAX: (886) 2 2715 3029