FEMTOCLOCKSTMCRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

GENERAL DESCRIPTION



The ICS843002I-01 is a 2 output LVPECL synthesizer optimized to generate Ethernet reference clock frequencies and is a member of the HiPerClocksTM family of high performance clock solutions from ICS. Using a

25MHz 18pF parallel resonant crystal, the following frequencies can be generated based on the 2 frequency select pins (F_SEL[1:0]): 156.25MHz, 125MHz, and 62.5MHz. The ICS843002I-01 uses ICS' FemtoClock low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Ethernet jitter requirements. The ICS843002I-01 is packaged in a small 20-pin TSSOP package.


FEATURES

- Two 3.3V or 2.5V LVPECL outputs
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- Supports the following output frequencies: 156.25MHz, 125MHz and 62.5MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 156.25MHz, using a 25MHz crystal (1.875MHz-20MHz): 0.55ps (typical)
- Output skew: 30ps (maximum)
- Supply Voltage Modes Core/Outputs 3.3/3.3 2.5/2.5
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS-compliant packages

FREQUENCY SELECT FUNCTION TABLE

| | Ir | nputs | | Output Frequency |
|--------|--------|--------------------|--------------------|------------------|
| F_SEL1 | F_SEL0 | M Divider Value | N Divider Value | (25MHz Ref.) |
| 0 | 0 | 25 | 4 | 156.25 (default) |
| 0 | 1 | 25 | 5 | 125 |
| 1 | 0 | 25 | 10 | 62.5 |
| 1 | 1 | 25 | 5 | 125 |

PIN ASSIGNMENT




ICS843002I-01

20-Lead TSSOP

6.5mm x 4.4mm x 0.92mm package body

G Package Top View





FEMTOCLOCKSTM CRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

TABLE 1. PIN DESCRIPTIONS

| Number | Name | Ty | /pe | Description |
|--------|----------------------|--------|----------|---|
| 1, 7 | nc | Unused | | No connect. |
| 2, 20 | V _{cco} | Power | | Output supply pins. |
| 3, 4 | Q0, nQ0 | Ouput | | Differential output pair. LVPECL interface levels. |
| 5 | MR | Input | Pulldown | Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels. |
| 6 | nPLL_SEL | Input | Pulldown | Determines whether synthesizer is in PLL or bypass mode. LVCMOS/LVTTL interface levels. |
| 8 | V _{CCA} | Power | | Analog supply pin. |
| 9, 11 | F_SEL0, F_SEL1 | Input | Pulldown | Frequency select pins. LVCMOS/LVTTL interface levels. |
| 10, 16 | V _{cc} | Power | | Core supply pin. |
| 12, 13 | XTAL_OUT, XTAL_IN | Input | | Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input. |
| 14 | REF_CLK | Input | Pulldown | LVCMOS/LVTTL reference clock input. |
| 15 | nXTAL_SEL | Input | Pulldown | Selects between crystal or REF_CLK inputs as the the PLL Reference source. Selects XTAL inputs when LOW. Selects REF_CLK when HIGH. LVCMOS/LVTTL interface levels. |
| 17 | V_{EE} | Power | | Negative supply pins. |
| 18, 19 | nQ1, Q1 | Output | | Differential output pair. LVPECL interface levels. |

NOTE: Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C _{IN} | Input Capacitance | | | 4 | | pF |
| R _{PULLDOWN} | Input Pulldown Resistor | | | 51 | | kΩ |



FEMTOCLOCKSTMCRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_1 -0.5V to $V_{CC} + 0.5V$

Outputs, I_{\odot}

Continuous Current 50mA Surge Current 100mA

 $\label{eq:packageThermal Impedance} \begin{array}{ll} {\rm Package\,Thermal\,Impedance,\,\theta_{JA}} & 73.2^{\circ}{\rm C/W\,\,(0\,\,lfpm)} \\ {\rm Storage\,Temperature,\,T_{STG}} & -65^{\circ}{\rm C\,\,to}\,\,150^{\circ}{\rm C} \end{array}$

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 10\%$, $T_A = -40^{\circ}$ C to 85° C

| Symbol | Parameter | Test Conditions | | Minimum | Typical | Maximum | Units | |
|------------------|-----------------------|-----------------|---|------------|---------|---------|-------|----|
| V _{cc} | Core Supply Voltage | | | - Tage 1 | 2.97 | 3.3 | 3.63 | V |
| V _{CCA} | Analog Supply Voltage | | | 2 19 | 2.97 | 3.3 | 3.63 | V |
| V _{cco} | Output Supply Voltage | | 4 | 35. | 2.97 | 3.3 | 3.63 | V |
| I _{EE} | Power Supply Current | | | CO. | | | 130 | mA |
| I _{CCA} | Analog Supply Current | | 1 | | | | 13 | mA |

Table 3B. Power Supply DC Characteristics, $V_{\rm CC} = V_{\rm CCA} = V_{\rm CCO} = 2.5 \text{V} \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|---------|---------|---------|-------|
| V _{cc} | Core Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| V _{CCA} | Analog Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| V _{cco} | Output Supply Voltage | | 2.375 | 2.5 | 2.625 | V |
| I _{EE} | Power Supply Current | | | | 115 | mA |
| I _{CCA} | Analog Supply Current | | | | 12 | mA |

 $\textbf{TABLE 3C. LVCMOS/LVTTL DC CHARACTERISTICS, V}_{\text{CC}} = V_{\text{CCA}} = V_{\text{CCO}} = 3.3 \text{V} \pm 10\% \text{ or } 2.5 \text{V} \pm 5\%, \text{Ta} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C} \text{ or } 10.0 ^{\circ}\text{C} \text{ or } 10.$

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-----------------------|-------------------------------------|--|---------|---------|----------------|-------|
| V | Input High Vol | taga | $V_{CC} = 3.3V$ | 2 | | $V_{cc} + 0.3$ | V |
| V _{IH} | | lage | $V_{CC} = 2.5V$ | 1.7 | | $V_{cc} + 0.3$ | V |
| \/ | land the same | | $V_{CC} = 3.3V$ | -0.3 | | 0.8 | V |
| V _{IL} | Input Low Voltage | | V _{CC} = 2.5V | -0.3 | | 0.7 | V |
| I _{IH} | Input High Current | REF_CLK, MR, nPLL_SEL, nXTAL_SEL | $V_{CC} = V_{IN} = 3.63V \text{ or } 2.625V$ | | | 150 | μΑ |
| I | Input Low Current | REF_CLK, MR, nPLL_SEL, nXTAL_SEL | $V_{CC} = V_{IN} = 3.63V \text{ or } 2.625V$ | -5 | | | μΑ |



FEMTOCLOCKSTMCRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

Table 3D. LVPECL DC Characteristics, $V_{\rm CC} = V_{\rm CCA} = V_{\rm CCO} = 3.3 V \pm 10\%$ or $2.5 V \pm 5\%$, Ta = -40°C to 85° C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|--------------------|-----------------------------------|-----------------|------------------------|---------|------------------------|-------|
| V _{OH} | Output High Voltage; NOTE 1 | | V _{cco} - 1.4 | | V _{cco} - 0.9 | V |
| V _{OL} | Output Low Voltage; NOTE 1 | | V _{cco} - 2.0 | | V _{cco} - 1.7 | ٧ |
| V _{SWING} | Peak-to-Peak Output Voltage Swing | | 0.6 | | 1.0 | V |

NOTE 1: Outputs terminated with 50 $\!\Omega$ to V $_{\!\scriptscriptstyle CCO}$ - 2V.

TABLE 4. CRYSTAL CHARACTERISTICS

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------------------------|-----------------|-------------|---------|---------|-------|
| Mode of Oscillation | | Fundamental | | | |
| Frequency | | 22.4 | 25 | 27.2 | MHz |
| Equivalent Series Resistance (ESR) | | 4 | | 50 | Ω |
| Shunt Capacitance | 4 | 通用 | | 7 | pF |
| Drive Level | 3. 3 | -10 | | 1 | mW |

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 5A. AC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 10\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|-----------------------------|-------------------------------|---------|---------|---------|-------|
| | | F_SEL[1:0] = 00 | 140 | | 170 | MHz |
| f_{OUT} | Output Frequency | F_SEL[1:0] = 01 | 112 | | 136 | MHz |
| | | F_SEL[1:0] = 10 | 56 | | 68 | MHz |
| tsk(o) | Output Skew; NOTE 1, 2 | | | | 30 | ps |
| | | 156.25MHz, (1.875MHz - 20MHz) | | 0.55 | | ps |
| <i>t</i> jit(Ø) | RMS Phase Jitter; NOTE 2, 3 | 125MHz, (1.875MHz - 20MHz) | | 0.60 | | ps |
| | | 62.5MHz, (1.875MHz - 20MHz) | | 0.70 | | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | 350 | | 650 | ps |
| odc | Output Duty Cycle | | 48 | | 52 | % |

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at the output differential cross points.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Measured using crystal input.


Table 5B. AC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|-----------------------------|-------------------------------|---------|---------|---------|-------|
| | | F_SEL[1:0] = 00 | 140 | | 170 | MHz |
| f_{OUT} | Output Frequency | F_SEL[1:0] = 01 | 112 | | 136 | MHz |
| | | F_SEL[1:0] = 10 | 56 | | 68 | MHz |
| tsk(o) | Output Skew; NOTE 1, 2 | | | | 30 | ps |
| | | 156.25MHz, (1.875MHz - 20MHz) | | 0.55 | | ps |
| <i>t</i> jit(Ø) | RMS Phase Jitter; NOTE 2, 3 | 125MHz, (1.875MHz - 20MHz) | | 0.60 | | ps |
| | | 62.5MHz, (1.875MHz - 20MHz) | | 0.74 | | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | 350 | | 650 | ps |
| odc | Output Duty Cycle | | 48 | | 52 | % |

For Notes, see Table 5A above.


FEMTOCLOCKSTM CRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER


Typical Phase Noise at 156.25MHz @ 3.3V




FEMTOCLOCKSTMCRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

PARAMETER MEASUREMENT INFORMATION







3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT




2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT



OUTPUT SKEW



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



RMS PHASE JITTER


OUTPUT RISE/FALL TIME

FEMTOCLOCKSTM CRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

APPLICATION INFORMATION

Power Supply Filtering Techniques


As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS843002I-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $\rm V_{\rm cc}, \rm V_{\rm cca},$ and $\rm V_{\rm cco}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each V_{CCA} .



CRYSTAL INPUT INTERFACE

The ICS843002I-01 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in Figure 2 below were determined using a 25MHz 18pF

parallel resonant crystal and were chosen to minimize the ppm error.



FEMTOCLOCKSTM CRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CRYSTAL INPUT:

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1 \mbox{k}\Omega$ resistor can be tied from XTAL_IN to ground.

REF_CLK INPUT:

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the REF_CLK to ground.

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.



TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These

outputs are designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 3A and 3B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION

FEMTOCLOCKSTM CRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 Ω to V_{CC} - 2V. For V_{CCO} = 2.5V, the V_{CCO} - 2V is very

close to ground level. The R3 in Figure 4B can be eliminated and the termination is shown in *Figure 4C*.




FIGURE 4A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 4B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 4C. 2.5V LVPECL TERMINATION EXAMPLE

FEMTOCLOCKSTM CRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

LAYOUT GUIDELINE

Figure 5A shows a schematic example of the ICS843002I-01. An example of LVEPCL termination is shown in this schematic. Additional LVPECL termination approaches are shown in the LVPECL Termination Application Note. In this example, an 18 pF

parallel resonant 26.5625MHz crystal is used. The C1=27pF and C2=33pF are recommended for frequency accuracy. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy.




FIGURE 5A. ICS843002I-01 SCHEMATIC EXAMPLE

PC BOARD LAYOUT EXAMPLE

Figure 5B shows an example of ICS843002I-01 P.C. board layout. The crystal X1 footprint shown in this example allows installation of either surface mount HC49S or through-hole HC49 package. The footprints of other components in this example

are listed in the *Table 6*. There should be at least one decoupling capacitor per power pin. The decoupling capacitors should be located as close as possible to the power pins. The layout assumes that the board has clean analog power ground plane.




TABLE 6. FOOTPRINT TABLE

| Reference | Size |
|--------------------|------|
| C1, C2 | 0402 |
| C3 | 0805 |
| C4, C5, C6, C7, C8 | 0603 |
| R2 | 0603 |

NOTE: Table 6, lists component sizes shown in this layout example.

FIGURE 5B. ICS843002I-01 PC BOARD LAYOUT EXAMPLE

FEMTOCLOCKSTM CRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS843002I-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS843002I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 10\% = 3.63V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.63V * 130mA = 471.9mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 2 * 30mW = 60mW

Total Power _{MAX} (3.63V, with all outputs switching) = 471.9mW + 60mW = 531.9mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_total + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6° C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.532\text{W} * 66.6^{\circ}\text{C/W} = 120.4^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 7. Thermal Resistance θ_{JA} for 20-pin TSSOP, Forced Convection

θ_{JA} by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards114.5°C/W98.0°C/W88.0°C/WMulti-Layer PCB, JEDEC Standard Test Boards73.2°C/W66.6°C/W63.5°C/W


NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

FEMTOCLOCKSTM CRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V $_{\text{CCO}}$ - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} - 0.9V$$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH_MAX} - (V_{CCO_MAX} - 2V))/R_{L}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - (V_{CCO_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{\text{OL_MAX}} - (V_{\text{CCO_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CCO_MAX}} - V_{\text{OL_MAX}}) = [(2V - (V_{\text{CCO_MAX}} - V_{\text{OL_MAX}}))/R_{\text{L}}] * (V_{\text{CCO_MAX}} - V_{\text{OL_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



FEMTOCLOCKSTM CRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

RELIABILITY INFORMATION

Table 8. $\theta_{\text{JA}} \text{vs. Air Flow Table for 20 Lead TSSOP}$

θ_{AA} by Velocity (Linear Feet per Minute)

 0
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 114.5°C/W
 98.0°C/W
 88.0°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 73.2°C/W
 66.6°C/W
 63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS843002I-01 is: 2955

FEMTOCLOCKSTM CRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

| SYMBOL | Millin | neters | |
|--------|--------|--------|--|
| STWBOL | MIN | MAX | |
| N | 2 | 0 | |
| A | | 1.20 | |
| A1 | 0.05 | 0.15 | |
| A2 | 0.80 | 1.05 | |
| b | 0.19 | 0.30 | |
| С | 0.09 | 0.20 | |
| D | 6.40 | 6.60 | |
| E | 6.40 E | BASIC | |
| E1 | 4.30 | 4.50 | |
| е | 0.65 E | BASIC | |
| L | 0.45 | 0.75 | |
| α | 0° 8° | | |
| aaa | | 0.10 | |

Reference Document: JEDEC Publication 95, MO-153



FEMTOCLOCKSTM CRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

TABLE 10. ORDERING INFORMATION

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|--------------------|--------------|---------------------------|--------------------|---------------|
| ICS843002AGI-01 | ICS43002AI01 | 20 Lead TSSOP | tube | -40°C to 85°C |
| ICS843002AGI-01T | ICS43002AI01 | 20 Lead TSSOP | 2500 tape & reel | -40°C to 85°C |
| ICS843002AGI-01LF | ICS3002AI01L | 20 Lead "Lead-Free" TSSOP | tube | -40°C to 85°C |
| ICS843002AGI-01LFT | ICS3002AI01L | 20 Lead "Lead-Free" TSSOP | 2500 tape & reel | -40°C to 85°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



The aforementioned trademarks, HiPerClockS and FemtoClocks are trademarks of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.