Quad 2-Input NAND Gate With Open-Drain Outputs

High-Performance Silicon-Gate CMOS

The MC74HC03A is identical in pinout to the LS03. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC03A NAND gate has, as its outputs, a high-performance MOS N-Channel transistor. This NAND gate can, therefore, with a suitable pullup resistor, be used in wired-AND applications. Having the output characteristic curves given in this data sheet, this device can be used as an LED driver or in any other application that only requires a sinking current.


- Output Drive Capability: 10 LSTTL Loads With Suitable Pullup Resistor
- Outputs Directly Interface to CMOS, NMOS and TTL
- · High Noise Immunity Characteristic of CMOS Devices
- Operating Voltage Range: 2 to 6V
- Low Input Current: 1μA
- In Compliance With the JEDEC Standard No. 7A Requirements
- Chip Complexity: 28 FETs or 7 Equivalent Gates

DESIGN GUIDE


Criteria	Value	Unit	
Internal Gate Count*		7.0	ea
Internal Gate Propagation Delay		1.5	ns
Internal Gate Power Dissipation		5.0	μW
Speed Power Product		0.0075	pJ

^{*} Equivalent to a two-input NAND gate

LOGIC DIAGRAM



MC74HC03A




FUNCTION TABLE

Inp	uts	Output	
А В		Y	
L	L	Z	
L	Н	Z	
Н	L	Z	
Н	Н	L	

Z = High Impedance

Pinout: 14-Lead Packages (Top View)





10/95

REV 7

MC74HC03A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
l _{in}	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Current, per Pin	± 25	mA
ICC	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air Plastic DIP† SOIC Package† TSSOP Package†	750 500 450	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP, SOIC or TSSOP Package	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

SOIC Package: – 7 mW/ $^{\circ}$ C from 65 $^{\circ}$ to 125 $^{\circ}$ C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	٧
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time $V_{CC} = 2.0 \text{ V}$ (Figure 1) $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0	1000 500 400	ns

DC CHARACTERISTICS (Voltages Referenced to GND)

			ν _{CC}	Guaranteed Limit			
Symbol	Parameter	Condition	V	–55 to 25°C	≤ 85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1V$ or $V_{CC} = -0.1V$ $ I_{out} \le 20\mu A$	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
V _{IL}	Maximum Low-Level Input Voltage	$V_{out} = 0.1V$ or $V_{CC} - 0.1V$ $ I_{out} \le 20\mu A$	2.0 3.0 4.5 6.0	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	V
VOL	Maximum Low–Level Output Voltage	$V_{out} = 0.1V \text{ or } V_{CC} - 0.1V$ $ I_{out} \le 20\mu\text{A}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$\begin{aligned} V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} & & I_{\text{out}} \leq 2.4 \text{mA} \\ & I_{\text{out}} \leq 4.0 \text{mA} \\ & I_{\text{out}} \leq 5.2 \text{mA} \end{aligned}$	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	
l _{in}	Maximum Input Leakage Current	$V_{in} = V_{CC}$ or GND	6.0	±0.1	±1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0\mu A$	6.0	1.0	10	40	μΑ
loz	Maximum Three–State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	±0.5	±5.0	±10	μА

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C

AC CHARACTERISTICS ($C_L = 50pF$, Input $t_f = t_f = 6ns$)

		vcc	Gu			
Symbol	Parameter	V	–55 to 25°C	≤85°C	≤125°C	Unit
^t PLZ [,] ^t PZL	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0 3.0 4.5 6.0	120 45 24 20	150 60 30 26	180 75 36 31	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 3.0 4.5 6.0	75 27 15 13	95 32 19 16	110 36 22 19	ns
C _{in}	Maximum Input Capacitance	10	10	10	pF	
C _{out}	Maximum Three–State Output Capacitance (Output in High–Impedance State)		10	10	10	pF


NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).


		Typical @ 25°C, V _{CC} = 5.0 V, V _{EE} = 0 V	
C _{PD}	Power Dissipation Capacitance (Per Buffer)*	8.0	pF

CPD Power Dissipation Capacitance (Per Buffer)*

* Used to determine the no–load dynamic power consumption: PD = CPD VCC²f + ICC VCC. For load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).

3






*Includes all probe and jig capacitance

Figure 1. Switching Waveforms

Figure 2. Test Circuit



*The expected minimum curves are not guarantees, but are design aids.

Figure 3. Open-Drain Output Characteristics





Figure 4. Wired AND


Figure 5. LED Driver With Blanking

OUTLINE DIMENSIONS

N SUFFIX

PLASTIC DIP PACKAGE CASE 646-06 ISSUE L





- NOTES:

 1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.


 2. DIMENSION L TO CENTER OF LEADS WHEN FOR THE POSITION AND A PROPERTY OF THE POSITION AND A POSITION AND
- FORMED PARALLEL.

 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH
- 4. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.715	0.770	18.16	19.56	
В	0.240	0.260	6.10	6.60	
С	0.145	0.185	3.69	4.69	
D	0.015	0.021	0.38	0.53	
F	0.040	0.070	1.02	1.78	
G	0.100	BSC	2.54 BSC		
Н	0.052	0.095	1.32	2.41	
J	0.008	0.015	0.20	0.38	
K	0.115	0.135	2.92	3.43	
L	0.300	BSC	7.62 BSC		
M	0°	10°	0°	10°	
N_	0.015	0.039	0.39	1.01	



5



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- CONTROLLING DIMENSION: MILLIME TER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR
- DIMENSION DESIROT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.

MILLIMETERS INCHES
 DIM
 MIN
 MAX
 MIN
 MAX

 A
 8.55
 8.75
 0.337
 0.344
 3.80 4.00 0.150 0.157 1.75 0.49 0.054 0.068 0.014 0.019 1.35 0.35 0.40 1.2 1.27 BSC 0.016 0.049 0.050 BSC G
 0.19
 0.25
 0.008
 0.009


 0.10
 0.25
 0.004
 0.009

 0°
 7°
 0°
 7°

 5.80
 6.20
 0.228
 0.244

0.25 0.50 0.010 0.019

OUTLINE DIMENSIONS





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical' parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and "a are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com –TOUCHTONE (602) 244–6609 INTERNET: http://Design_NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki, 6F Seibu-Butsuryu-Center, 3–14–2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03–3521–8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC74HC03A/D