The S-24C0XA is a series of 2-wired, low power 1K/2K/4I with a wide operating range. They are organized as 12 256-word  $\times$  8-bit, and 512-word  $\times$  8-bit, respectively. Each page write, and sequential read.

The time for byte write and page write is the same, i. e., during operation at 5 V  $\pm$  10%.

Endurance:

• S-24C01A:

• S-24C02A:

• S-24C04A:

Data retention:

Write protection:

#### ■ Features

• Low power consumption

Standby: 1.0  $\mu$ A Max. (V<sub>cc</sub>=5.5 V) Operating: 0.4 mA Max. (V<sub>cc</sub>=5.5 V)

0.3 mA Max.  $(V_{cc}=3.3 \text{ V})$ 

• Wide operating voltage range

Write: 2.5 to 5.5 V Read: 1.8 to 5.5 V

Page write


8 bytes (S-24C01A, S-24C02A)


16 bytes (S-24C04A)

## ■ Package

8-pin DIP (PKG drawing code : DP008-A,DP008-C)
8-pin SOP (PKG drawing code : FJ008-D,FJ008-E)

# ■ Pin Assignment





10<sup>6</sup> cycles/word

S-24C02A, S-240

10 years

1 kbits

2 kbits

4 kbits

 Lower-case letters x, uu, zz and depending on the packing form See ■ Ordering Information and

Figure 1

#### Pin Functions

Table 1

Name	Pin Number		Function
Name	DIP	SOP	Tunction
A0	1	1	Address input (no connection in the S-24C04A*)
A1	2	2	Address input
A2	3	3	Address input
GND	4	4	Ground
SDA	5	5	Serial data input/output
SCL	6	6	Serial clock input
TEST/WP	7	7	TEST pin (S-24C01A): Connected to GND. WP (Write Protection) pin (S-24C02A, S-24C04A): * Connected to Vcc: Protection valid * Connected to GND: Protection invalid
VCC	8	8	Power supply

When in us




Figure 2

## **Absolute Maximum Ratings**

Parameter	Symbol	Ratings	Unit
Power supply voltage	V <sub>cc</sub>	-0.3 to +7.0	V
Input voltage	$V_{IN}$	-0.3 to V <sub>CC</sub> +0.3	V
Output voltage	V <sub>out</sub>	-0.3 to $V_{\text{CC}}$	V
Storage temperature under bias	T <sub>bias</sub>	-50 to +95	°C
Storage temperature	$T_{stg}$	-65 to +150	°C

Fower supply voltage	V <sub>CC</sub>	Write Operation	2.5		5.5
	.,,	V <sub>CC</sub> =2.5 to 5.5V	0.7×V <sub>CC</sub>		V <sub>cc</sub>
High level input voltage	$V_{IH}$	V <sub>CC</sub> =1.8 to 2.5V	0.8×V <sub>CC</sub>	_	V <sub>cc</sub>
	V <sub>IL</sub>	V <sub>CC</sub> =2.5 to 5.5V	0.0	_	0.3×V <sub>cc</sub>
Low level input voltage		V <sub>CC</sub> =1.8 to 2.5V	0.0	_	0.2×V <sub>CC</sub>
Operating temperature	$T_{opr}$	_	-40		+85

## **■** Pin Capacitance

## Table 4

(Ta=25°C, f=1.0

			`		T
Parameter	Symbol	Conditions	Min.	Тур.	М
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0 V (SCL, A0, A1, A2, WP)	_	_	,
Input/output capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0 V (SDA)	_	_	,

### **Endurance**

Table 5

	•	Table 5			
Parameter	Symbol	Min.	Тур.	Max.	Unit
Endurance	N <sub>W</sub>	10 <sup>6</sup>	5	_	cycles/word
	3.5°	m.c	;n		

(READ)	I <sub>CC1</sub>	f=100 kHz		0.4		0.3		0.2
Current consumption (PROGRAM)	I <sub>CC2</sub>	f=100 kHz		2.0		1.5		

## Table 7

Parameter	Cumbal	Conditions	V <sub>CC</sub> =	4.5 V to	5.5 V	V <sub>cc</sub> :	=2.5 to 4	.5 V	V <sub>CC</sub>	=1.8 to 2	.5 V
Farameter	Symbol	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.
Standby current consumption	I <sub>SB</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND	_	_	1.0	_	_	0.6	_	_	0.4
Input leakage current	I <sub>LI</sub>	$V_{IN}$ =GND to $V_{CC}$		0.1	1.0		0.1	1.0		0.1	1.0
Output leakage current	I <sub>LO</sub>	$V_{OUT}$ =GND to $V_{CC}$	1	0.1	1.0	_	0.1	1.0	_	0.1	1.0
Low level output		I <sub>OL</sub> =3.2 mA			0.4	_	_	0.4	_	_	_
voltage	$V_{OL}$	I <sub>OL</sub> =1.5 mA	_	_	0.3	_	_	0.3	_	_	0.5
		I <sub>OL</sub> =100 μA	_	_	0.1	_	_	0.1	_	_	0.1
Current address retention voltage	$V_{AH}$	_	1.5	_	5.5	1.5	_	4.5	1.5		2.5
	$1  1  V_{}  1  -  1  1.5  1  -  1  5.5  1  1.5  1  -  1  4.5  1  1.5  1  -  1  2.5$										

Input pulse voltage	0.1×V <sub>cc</sub> to 0.9×V <sub>cc</sub>
Input pulse rising/falling time	20 ns
Output judgment voltage	0.5×V <sub>cc</sub>
Output load	100 pF+ Pullup resistance 1.0 kΩ




Figure 3 Output Load

Table 9

		V <sub>cc</sub> =1.8V to 5.5V		
Parameter	Symbol	Min.	Тур.	Max.
SCL clock frequency	f <sub>SCL</sub>	0	_	100
SCL clock time "L"	$t_{LOW}$	4.7	_	_
SCL clock time"H"	t <sub>HIGH</sub>	4.0	_	_
SDA output delay time	t <sub>AA</sub>	0.3	_	3.5
SDA output hold time	$t_{DH}$	0.3	_	_
Start condition setup time	t <sub>su.sta</sub>	4.7	_	_
Start condition hold time	t <sub>HD.STA</sub>	4.0	_	_
Data input setup time	t <sub>SU.DAT</sub>	50	_	_
Data input hold time	t <sub>HD.DAT</sub>	0	_	_
Stop condition setup time	t <sub>su.sto</sub>	4.7	_	_
SCL · SDA rising time	t <sub>R</sub>	_	_	1.0
SCL · SDA falling time	$t_{\scriptscriptstyle{F}}$			0.3
Bus release time	t <sub>BUF</sub>	4.7	_	_
Noise suppression time	t <sub>i</sub>	_	_	100




Figure 4 Bus Timing




Figure 5 Write Cycle

#### Pin Functions

### 1. Address Input Pins (A0, A1, and A2)

Connect pins A0, A1, and A2 to the GND or the  $V_{\rm cc}$ , respectively, to assign slave addresses. The different ways to assign slave addresses in the S-24C01A and S-24C02A through a combination A0, A1, and A2, and 4 ways to assign them in the S-24C04A through a combination of pins A1. When the input slave address coincides with the slave address transmitted from the master device can be selected from among multiple devices connected to the bus. Always connect the input pin to GND or  $V_{\rm cc}$  and leave it unchanged.

## 2. SDA (Serial Data Input/Output) Pin

The SDA pin is used for bilateral transmission of serial data. It consists of a signal input pin an open-drain transistor output pin.

Usually pull up the SDA line via resistance to the  $V_{cc}$ , and use it with other open-drain or openoutput devices connected in a wired OR configuration.

#### 3. SCL (Serial Clock Input) Pin

The SCL pin is used for serial clock input. It is capable of processing signals at the rising and fall of the SCL clock input signal. Make sure the rising time and falling time conform to the specific

#### 4. TEST/WP Pin

The S-24C01A does not have a write protection (WP) function. The pin serves as a TEST pin a always be connect to the GND.

In the S-24C02A and S-24C04A, this pin is used for write protection. When there is no need for protection, connect the pin to the GND; when there is a need for write protection, connect the p Vcc.

All operations begin from the start condition.

#### 2. Stop Condition

When the SCL line is "H," the SDA line changes from "L" to "H." This allows the device to condition.

When the device receives the stop condition signal during a read sequence, the read open interrupted, and the device goes to standby mode.

When the device receives the stop condition signal during write sequence, the retrieval of halted, and the EEPROM initiates rewrite.




Figure 6 Start/Stop Conditions

#### 3. Data Transmission

Changing the SDA line while the SCL line is "L" allows the data to be transmitted. A start of is recognized when the SDA line changes while the SCL line is "H."




Figure 7 Data Transmission Timing

when the EEPROW is rewriting, the device does not output the acknowledgment signal.




Figure 8 Acknowledgment Output Timing

#### 5. Device Addressing

To perform data communications, the master device mounted on the system outputs the start of signal to the slave device. Next, the master device outputs 7-bit length device address and a 1-bit length device address and a 1-bit length device outputs 7-bit length device address and a 1-bit length device address a

Upper 4 bits of the device address are called the "Device Code," and set to "1010." Successive 3 bits are "Slave Address." It is used to select a device on the system bus, and compared to the predetermined address input pin (A2, A1, or A0).

When the comparison results match, the slave device outputs the acknowledgment signal during the 9t cycle.




Figure 9 Device Address

In the S-24C04A, "A0" does not exist in the slave addresses. So, "A0" becomes "P0." "P0" is a page address equivalent to an additional uppermost bit of the word address. Accordingly, when P0="0," the former half area corresponding to 2 kbits (addresses from 000h to 0FFh) in the entire memory are selected; when P0="1 half area corresponding to 2 kbits (addresses from 100h to 1FFh) in all areas of the memory are selected.

EEPROM receives an 8-bit length word address, it outputs the acknowledgment sig After the EEPROM receives 8-bit write data and outputs the acknowledgment signa stop condition signal. Next, the EEPROM at the specified memory address starts to

When the EEPROM is rewriting, all operations are prohibited and the acknowledgm output.




Figure 10 Byte Write

#### 6.2 Page Write

養物性用 Up to 8 bytes per page can be written in the S-24C01A and S-24C02A. Up to 16 bytes per page can be written in the S-24C04A.

Basic data transmission procedures are the same as those in the "Byte Write." How EEPROM receives 8-bit write data which corresponds to the page size, the page ca

When the EEPROM receives a 7-bit length device address and a 1-bit read/write in "0," following the start condition signal, it outputs the acknowledgment signal. When receives an 8-bit length word address, it outputs the acknowledgment signal.

After the EEPROM receives 8-bit write data and outputs the acknowledgment signa bit write data corresponding to the next word address, and outputs the acknowledge EEPROM repeats reception of 8-bit write data and output of the acknowledgment si succession. It is capable of receiving write data corresponding to the maximum pag

When the EEPROM receives the stop condition signal, it starts to rewrite, correspor of the page, on which write data, starting from the specified memory address, is rec




Figure 11 Page Write

In the S-24C01A or S-24C02A, the lower 3 bits of the word address are automatically increach when the EEPROM receives 8-bit write data.

Even if the write data exceeds 8 bytes, the upper 5 bits at the word address remain unchallower 3 bits are rolled over and overwritten.

In the S-24C04A, the lower 4 bits at the word address are automatically incremented each EEPROM receives 8 bit write data.

Even when the write data exceeds 16 bytes, the upper 4 bits of the word address and pag P0 remain unchanged, and the lower 4 bits are rolled over and overwritten.

### 6.3 Acknowledgment Polling

Acknowledgment polling is used to know when the rewriting of the EEPROM is finished. After the EEPROM receives the stop condition signal and once it starts to rewrite, all open prohibited. Also, the EEPROM cannot respond to the signal transmitted by the master device Accordingly, the master device transmits the start condition signal and the device address instruction code to the EEPROM (namely, the slave device) to detect the response of the device. This allows users to know when the rewriting of the EEPROM is finished.

That is, if the slave device does not output the acknowledgment signal, it means that the Effective rewriting; when the slave device outputs the acknowledgment signal, you can know that rehas been completed. It is recommended to use read instruction "1" for the read/write instruction to the read/write ins

#### 6.4 Write Protection

The S-24C02A and the S-24C04A are capable of protecting the memory. When the WP connected to  $V_{cc}$ , writing to 50% of the latter half of all memory area (080h to 0FFh in the S 100h to 1FFh in the S-24C04A) is prohibited. Even when writing is prohibited, since the coincide the IC is operating, the response to the signal transmitted by the master device is not during the time of writing ( $t_{WR}$ ).

When the WP pin is connected to GND, the write protection becomes invalid, and writing memory area becomes available. However, when there is no need for using write protectic connect the WP pin to GND.

voltage V<sub>AH</sub>.

Accordingly, when the master device recognizes the position of the address pointer EEPROM, data can be read from the memory address of the current address pointer assigning a word address. This is called "Current Address Read."


"Current Address Read" is explained for when the address counter inside the EEPR address.

When the EEPROM receives a 7-bit length device address and a 1-bit read/write in: "1," following the start condition signal, it outputs the acknowledgment signal. Howe 24C04A, page address P0 becomes invalid, and the memory address of the current becomes valid.

Next, 8-bit length data at an "n" address is output from the EEPROM, in synchroniza SCL clock.

The address counter is incremented at the falling edge of the SCL clock by which the is output, and the address counter goes to address n+1.

The master device does not output the acknowledgment signal and transmits the stagged to finish reading.



For recognition of the address pointer inside the EEPROM, take into consideration to the memory address counter inside the EEPROM is automatically incremented for edge of the SCL clock by which the 8th bit of data is output during the time of readire time of writing, upper bits of the memory address (upper 5 bits of the word address in and S-24C02A; upper 4 bits of the word address and page address P0 in the S-24C unchanged and are not incremented.

When the EEPROM receives a 7-bit length device address and a 1-bit read/write instruction co following the start condition signal, it outputs the acknowledgment signal.


Next, the EEPROM receives an 8-bit length word address and outputs the acknowledgment sign the memory address is loaded into the address counter of the EEPROM.

the EEPROM receives the write data during byte or page writing. However, data reception is n performed during dummy write.

The memory address is loaded into the memory address counter inside the EEPROM during dur. After that, the master device can read the data starting from the arbitrary memory address by tra a new start condition signal and performing the same operation as that in the "Current Read."

That is, when the EEPROM receives a 7-bit length device address and a 1-bit read/write instruction," following the start condition signal, it outputs the acknowledgment signal.

Next, 8-bit length data is output from the EEPROM, in synchronization with the SCL clock. The device does not output an acknowledgment signal and transmits the stop condition signal to finis




address counter inside the EEPROM is automatically incremented at the falling edge of the which the 8th data is output.

When the master device transmits the acknowledgment signal, the next memory address

When the master device transmits the acknowledgment signal, the memory address cour EEPROM is incremented and read data in succession. This is called "Sequential Read." When the master device does not output an acknowledgement signal and transmits the signal, the read operation is finished.

Data can be read in the "Sequential Read" mode in succession. When the memory address reaches the last word address, it rolls over to the first memory address.



During writing operation, the memory address counter is also automatically incremented at edge of the SCL clock when the 8th bit write data is fetched.




Figure 15 Address Increment Timing During Reading





Figure 16 Address Increment Timing During Writing

Purchase of  $I^2C$  components of Seiko Instruments Inc. conveys a license under the Philips  $I^2C$  Patent Rights to use these components in an  $I^2C$  system, provided that the system conforms to  $I^2C$  Standard Specification as defined by Philips.

Please note that any product or system incorporating this IC may infringe upon the Philips I<sup>2</sup>C I Patent Rights depending upon its configuration.

In the event that such product or system incorporating the I<sup>2</sup>C Bus infringes upon the Philips Pa Rights, Seiko Instruments Inc. shall not bear any responsibility for any matters with regard to a arising from such patent infringement.



## Ordering names for DIP

Product name	Package code	Taping specification	Endurance code	P code	Packag dra
	DP	None	None	-1A	DF
S-24C01A S-24C02A S-24C04A	DPA	None	-11	None	DF

#### Note


The endurarance of S-24C0xADP-1A is 10<sup>6</sup> cycles, though the ordering name does not have the endurarance of S-24C0xADP-1A is 10<sup>6</sup> cycles, though the ordering name does not have the endurarance of S-24C0xADP-1A is 10<sup>6</sup> cycles, though the ordering name does not have the endurarance of S-24C0xADP-1A is 10<sup>6</sup> cycles, though the ordering name does not have the endurarance of S-24C0xADP-1A is 10<sup>6</sup> cycles, though the ordering name does not have the endurarance of S-24C0xADP-1A is 10<sup>6</sup> cycles, though the ordering name does not have the endurarance of S-24C0xADP-1A is 10<sup>6</sup> cycles, though the ordering name does not have the endurarance of S-24C0xADP-1A is 10<sup>6</sup> cycles, though the ordering name does not have the endurarance of S-24C0xADP-1A is 10<sup>6</sup> cycles, though the ordering name does not have the endurarance of S-24C0xADP-1A is 10<sup>6</sup> cycles, though the ordering name does not have the endurarance of S-24C0xADP-1A is 10<sup>6</sup> cycles, though the ordering name does not have the endurarance of S-24C0xADP-1A is 10<sup>6</sup> cycles, though the ordering name does not have the ordering name of S-24C0xADP-1A is 10<sup>6</sup> cycles, though the ordering name does not have the ordering name does


# Ordering names for SOP

		_			
Product name	Package code	Taping specification	Endurance code	P code	Packag dra
S-24C01A	FJA	–TB (None for magazine)	-11	None	FJ
		TD		None	FJ
S-24C02A	FJA	–TB (None for magazine)	<b>–11</b>	S	FJ
		(crosses maga_ma)		3	FJ
S-24C04A	FJA	–TB (None for magazine)	-11	None	FJ


#### Note

- 1) Package dimensions of SOPs whose package code is FJA are the same in the range of deviation.
- 2) Please contact an SII local office or a local representative for details.







1.3 Current consumption (READ)  $I_{CC1}$  — Ambient temperature Ta




1.4 Current consumption (READ) I<sub>CC1</sub>— Power supply voltage V<sub>cc</sub>




1.5 Current consumption (READ) I<sub>CC1</sub>— Power supply voltage V<sub>CC</sub>








1.7 Current consumption (PROGRAM) I<sub>CC2</sub>-Ambient temperature Ta




1.8 Current consumption (PROGRAM) I<sub>CC2</sub>-Ambient temperature Ta









1.11 Standby current consumption I<sub>SB</sub>— Ambient temperature Ta




1.12 Input leakage current I<sub>LI</sub> -Ambient temperature Ta





1.13 Input leakage current I<sub>LI</sub> – Ambient temperature Ta







1.15 Output leakage current I<sub>LO</sub> – Ambient temperature Ta









1.18 Low level output current I<sub>OL</sub> – Ambient temperature Ta




1.19 Low level output current  $I_{OL}$  – Ambient temperature Ta




1.20 High input inversion voltage VIH – Power supply voltageV<sub>CC</sub>




1.21 High input inversion voltage VIH – Ambient temperature Ta





1.22 Low input inversion voltage VIL – Power supply voltageV<sub>CC</sub>



1.23 Low input inversion voltage VIL – Ambient temperature Ta










 $\begin{array}{ccc} \text{2.3} & \text{Write time $t_{\text{WR}}$-} \\ & \text{Ambient temperature Ta} \end{array}$ 


2.4 Write time t<sub>WR</sub>-Ambient temperature Ta







2.5 SDA output delay time  $t_{\text{PD}}$  – Ambient temperature Ta









2.7 Data output delay time  $t_{\text{PD}}$  – Ambient temperature Ta



Dimensions

Unit:mm







No.:DP008-A-P-SD-1.0


# ■ 8-Pin SOP

# **FJ008-D Rev.1.0** 011129

## Dimensions









Unit: mm

# 2319

# Tape Specifications

Reel Specifications
2000 pcs./reel






No.: FJ008-D-C-SD-1.0


No. FJ008-D-R-SD-1. 0


# ■ 8-Pin SOP

# **FJ008-E** 011204

## Dimensions








No.: FJ008-A-P-SD-2.0

# Tape Specifications

# Reel Specifications

No.: FJ008-E-R-SD-1.0

2000 pcs./reel



No.: FJ008-E-C-SD-1.0

Feed direction



- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein
  whose related industrial properties, patents, or other rights belong to third parties. The application circuit
  examples explain typical applications of the products, and do not guarantee the success of any specific
  mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, or any apparatus installed in airplanes and other vehicles, without prior written permission of Seiko Instruments Inc.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may occur. The user of these products should therefore give thorough consideration to safety design, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.