



2, 4, and 8MB, STmicro, 5.0V 4Mb Based, Uniform Sector FLASH Module Family

FEATURES

- 2, 4, and 8MB Density FLASH Modules
- Organized as; 512K x 32, 2 x 512K x 32, and 4 x 512K x 32
- Based on STmicro's M29F040B 5.0V FLASH Device
- Base Component DEVICE ID = E2h
- Base Component MANUFACTURERS ID = 20h
- Uniform Sector Architecture
- Sector Erase
- Sector Protection
- Embedded Erase Algorithm
- Embedded Program Algorithm (AMD Compatible)
- Data Polling and Toggle Bit for Detection
- 100,000 Program/Erase Cycles per Block
- 20 Year Data Retention

DESCRIPTION

The WED7F325ZXEBNS, WED7F2325ZXEBNS, and WED7F4325ZXEBNS are organized as 512K x 32, 2 x 512K x 32 and 4 x 512K x 32 respectively. The modules are based on 4Mb TSOP components from STmicro which are mounted onto an FR4 substrate.

The Modules are offered in Access Speeds from 70 to 150ns with an Operation Voltage Requirement of 5.0V ±10%.

PRESENCE DETECT PINS; MODULE DENSITY

SIMM Density	Presence Select Pin			
	PD1	PD2	PD3	PD4
512K x 32	Vss	Vss	Vss	Open
2 x 512K x 32	Open	Open	Open	Vss
4 x 512K x 32	Vss	Open	Open	Vss

PIN CAPACITANCE

Parameter	Sym	Pins	2MB Value	4MB Value	8MB Value
Input Capacitance	C _{IN}	Address	20pF	40pF	80pF
Input Capacitance	C _{IN}	G#	20pF	40pF	80pF
Output Capacitance	C _{IO}	Input/Output Data Bus	5pF	10pF	20pF
Input Capacitance	C _{IN}	E ₀₋₃ #	20pF	20pF	20pF
Input Capacitance	C _{IN}	W ₀₋₃ #	5pF	10pF	20pF

PIN CONFIGURATION

PIN#	PIN Name	PIN#	PIN Name	PIN#	PIN Name	PIN#	PIN Name
1	Vss	21	(Note 1)	41	A11	61	DQ9
2	Vcc	22	(Note 1)	42	A10	62	DQ8
3	NC	23	(Note 1)	43	A9	63	DQ7
4	G#	24	(Note 1)	44	A8	64	DQ6
5	W0#	25	Vss	45	A7	65	DQ5
6	W1#	26	DQ29	46	A6	66	DQ4
7	NC	27	DQ30	47	A5	67	DQ3
8	DQ16	28	DQ31	48	A4	68	DQ2
9	DQ17	29	W2#	49	A3	69	DQ1
10	DQ18	30	NC	50	A2	70	DQ0
11	DQ19	31	NC	51	A1	71	NC
12	DQ20	32	NC	52	A0	72	Vcc
13	DQ21	33	NC	53	W3#	73	PD1
14	DQ22	34	A18	54	Vss	74	PD2
15	DQ23	35	A17	55	DQ15	75	PD3
16	DQ24	36	A16	56	DQ14	76	PD4
17	DQ25	37	A15	57	DQ13	77	PD5
18	DQ26	38	A14	58	DQ12	78	PD6
19	DQ27	39	A13	59	DQ11	79	PD7
20	DQ28	40	A12	60	DQ10	80	Vss

Note 1: Bank Enable

SIMM Density	Pin 24	Pin 23	Pin 22	Pin 21
512K x 32	E0	NC	NC	NC
2 x 512K x 32	E0	E1	NC	NC
4 x 512K x 32	E0	E1	E2	E3

PIN NAME, DEFINITION

A ₀₋₁₉	Address Inputs
DQ ₀₋₃₁	Common Data Input/Output
W ₀₋₃ #	Byte Write Enables
E ₀₋₃ #	Bank Enable
G#	Output Enable
PD ₀₋₇	Presence Detect
NC	No Connect
Vcc	Power 5V ± 10%
Vss	Ground



ORDERING INFORMATION

2MB, 512K X 32

Part Number	Density	Speed	Package
WED7F325ZXEBNS70C	2MB	70ns	366
WED7F325ZXEBNS90C	2MB	90ns	366
WED7F325ZXEBNS12C	2MB	120ns	366
WED7F325ZXEBNS15C	2MB	150ns	366


8MB, 4 X 512K X 32

Part Number	Density	Speed	Package
WED7F4325ZXEBNS90C	8MB	90ns	368
WED7F4325ZXEBNS12C	8MB	120ns	368
WED7F4325ZXEBNS15C	8MB	150ns	368

4MB, 2 X 512K X 32

Part Number	Density	Speed	Package
WED7F2325ZXEBNS70C	4MB	70ns	367
WED7F2325ZXEBNS90C	4MB	90ns	367
WED7F2325ZXEBNS12C	4MB	120ns	367
WED7F2325ZXEBNS15C	4MB	150ns	367

**FIGURE 1 – FUNCTIONAL BLOCK DIAGRAM
2MB; 512K X 32**



**FIGURE 2 – FUNCTIONAL BLOCK DIAGRAM
4MB; 2 X 512K X 32**






FIGURE 3 – FUNCTIONAL BLOCK DIAGRAM 8MB; 4 X 512K X 32




FIG. 4 – MECHANICAL; PACKAGE - 366






FIGURE 5 – MECHANICAL; PACKAGE - 367




FIGURE 6 – MECHANICAL; PACKAGE - 368

