

# **100 MHZ CLOCK FOR BX CHIPSET (2 CHIP)**

## 1. GENERAL DESCRIPTION

The W83196S-14 is a Clock Synthesizer which provides all clocks required for high-speed RISC or CISC microprocessor. Twelve different frequency of CPU, and PCI clocks are externally selectable with smooth transitions.

The W83196S-14 provides I2C serial bus interface to program the registers to enable or disable each clock outputs and choose the 0.5% center type spread spectrum to reduce EMI.

The W83196S-14 accepts a 14.318 MHz reference crystal as its input and runs on a 3.3V supply. High drive PCI CLOCK outputs typically provide greater than 1V/nS slew rate into 30 pF loads. CPU CLOCK outputs typically provide better than 1V/nS slew rate into 20 pF loads as maintaining 50 ±5% duty cycle. The fixed frequency outputs as REF, 24 MHz, and 48 MHz provide better than 0.5V/nS COM.CI slew rate.

# 2. FEATURES

- Supports Pentium<sup>™</sup> II CPUs with I<sup>2</sup>C
- 12 sets of CPU frequencies selection
- 2 CPU clocks (one free running CPU clock)
- 7 PCI synchronous clocks(one free running PCI clock)
- Optional single or mixed supply:


 $(VDDR = VDDCore = VDDP = VDD4 = 3.3V \pm 5\%)$ 

 $(VDDA = VDDC = 2.5V \pm 5\%)$ 


- Skew form CPU to PCI clock 1.5 to 4.0 nS, CPU leads.
- CPU clock jitter less than 200 pS
- PCI\_F, PCI1: 6 clock skew less than 500 pS
- Smooth frequency switch with selections from 66.8 MHz to 150 MHz CPU
- I<sup>2</sup>C 2-Wire serial interface and I<sup>2</sup>C read back
- ±0.5% center type spread spectrum function to reduce EMI
- · Programmable registers to enable/stop each output and select modes (mode as Tri-state or Normal)
- MODE pin for power management
- 48 MHz for USB
- 24 MHz for super I/O
- Packaged in 28-pin SOP



## 3. BLOCK DIAGRAM



# 4. PIN CONFIGURATION





# 5. PIN DESCRIPTION

IN - Input

OUT - Output

I/O - Bi-directional Pin

# - Low active

\* - Internal 250k $\Omega$  pull-up

## 5.1 Crystal I/O

SYMBOL	PIN	I/O	FUNCTION			
Xin	1	IN	Crystal input with internal loading capacitors and feedbac resistors.			
Xout	2	OUT	Crystal output at 14.318 MHz nominally.			
5.2 CPU, PCI Clock Outputs						

# 5.2 CPU, PCI Clock Outputs

SYMBOL	PIN	1/0	FUNCTION		
CPUCLK_F	22, 21	OUT	Low skew (<250 pS) clock outputs for host frequencies		
CPUCLK1	-		such as CPU, Chipset and Cache. VDDC is the supply voltage for these outputs.		
PCICLK [ 1:4 ]	4, 5, 6, 7, 8	OUT	Low skew (<250 pS) PCI clock outputs.		
PCICLK_F					
PCICLK5/	10	I/O	If Mode* =1 (default), then this pin is a PCICLK5 buffered		
PCI_STOP#			output of the crystal. If Mode* = 0, then this pin is PCI_STOP# input used in power management mode for synchronously stopping the all CPU clocks.		
PCICLK6/ CPU_STOP#	11	I/O	If Mode* = 1 (default), then this pin is a PCICLK6 clock output. If Mode* = 0, then this pin is CPU_STOP # and used in power management mode for synchronously stopping the all PCI clocks.		

### 5.3 I2C Control Interface

SYMBOL	PIN	I/O	FUNCTION
SDATA*	18	I/O	Serial data of I <sup>2</sup> C 2-wire control interface
SDCLK*	17	IN	Serial clock of I <sup>2</sup> C 2-wire control interface



## 5.4 Fixed Frequency Outputs

SYMBOL	PIN	I/O	FUNCTION			
SEL100/66#	16	IN	CPU clock frequency select pin.			
IOAPIC	24	0	Provides 14.318 fixed frequency.			
REF2X / SEL48*	27	I/O	Internal 250k $\Omega$ pull-up.			
			Latched input for SEL48* at initial power up.			
			SEL48* = 1 , pin14 is 24 MHz			
			SEL48* = 0 , pin14 is 48 MHz			
			Reference clock during normal operation.			
24/48MHz	14	0	Frequency is set by the state of pin 27 on power up.			
48MHz/Mode*	13	I/O	Internal 250kΩ puli-up.			
			48 MHz output for USB during normal operation.			
			Latched input for Mode* at initial power up. Mode* = 0, then pin10 is PCI_STOP#, and pin11 is CPU_STOP#. Mode* = 1.(default), pin10 is PCICLK5 and pin11 is PCLCLK6.			
5.5 Power Pins						

## 5.5 Power Pins

SYMBOL	PIN	FUNCTION
VDDCore	20	Power supply for core logic and PLL circuitry. Connect to 3.3V supply.
VddP	9	Power supply for PCICLK_F and PCICLK 1:6. Connect to 3.3V supply.
VddA	25	Power supply for IOAPIC output, Connect to 2.5V supply
VddC	23	Power supply for CPUCLK _F and CPUCLK1. Connect to 2.5V supply.
Vdd4	12	Power supply for 48mhz USB clock . Connect to 3.3V supply.
VddR	26	Power supply for 14.318mhz ISA clock . Connect to 3.3V supply.
VssC, VssR, Vss4, VssP	3, 15, 19, 28	Circuit Ground.

# 6. FREQUENCY SELECTION

SEL100/66#	CPUCLK_F, CPUCLK1	PCI
1	100 MHz	33.3 MHz
0	66.8 MHz	33.3 MHz



# 7. FUNCTIONAL DESCRIPTION

#### 7.1 Power Mamagement Functions

All clocks can be individually enabled or disabled via the 2-wire control interface. On power up, external circuitry should allow 3 ms for the VCOs to stabilize prior to enabling clock outputs to assure correct pulse widths. When MODE = 0, pins 10 and 11 are inputs (PCI\_STOP#), (CPU\_STOP#), when MODE = 1, these functions are not available. A particular clock could be enabled as both the 2-wire serial control interface and one of these pins indicate that it should be enabled.

The W83196S-14 may be disabled in the low state according to the following table in order to reduce power consumption. All clocks are stopped in the low state, but maintain a valid high period on transitions from running to stop. The CPU and PCI clocks transform between running and stop by waiting for one positive edge on PCICLK\_F followed by negative edge on the clock of interest, after which high levels of the output are either enabled or disabled.

CPU_STOP#	PCI_STOP#	CPUCLK1	PCICLK1:4	CPUCLK_F& PCICLK_F	XTAL & VCOs
0	0	LOW	LOW	RUNNING	RUNNING
0	1	LOW	RUNNING	RUNNING	RUNNING
1	0	RUNNING	LOW	RUNNING	RUNNING
1	1	RUNNING	RUNNING	RUNNING	RUNNING

### 7.2 2-Wire I<sup>2</sup>C Control Interface

The clock generator is a slave I<sup>2</sup>C component which can be read back the data stored in the latches for verification. All proceeding bytes must be sent to change one of the control bytes. The 2-wire control interface allows each clock output individually enabled or disabled. On power up, the W83196S-14 initializes with default register settings, and then it is optional to use the 2-wire control interface.

The SDATA signal only changes when the SDCLK signal is low, and is stable when SDCLK is high during normal data transfer. There are only two exceptions. One is a high-to-low transition on SDATA while SDCLK is high used to indicate the beginning of a data transfer cycle. The other is a low-to-high transition on SDATA while SDCLK is high used to indicate the end of a data transfer cycle. Data is always sent as complete 8-bit bytes followed by an acknowledge generated.

Byte writing starts with a start condition followed by 7-bit slave address and a write command bit [1101 0010], command code checking [0000 0000], and byte count checking. After successful reception of each byte, an acknowledge (low) on the SDATA wire will be generated by the clock chip. Controller can start to write to internal I2C registers after the string of data. The sequence order is as follows:

Bytes sequence order for I2C controller:

Clock Address A(6:0) & R/W Ack	8 bits dummy Command code	Ack	8 bits dummy Byte count	Ack	Byte0,1,2 until Stop
-----------------------------------	------------------------------	-----	----------------------------	-----	-------------------------



Set R/W to 1 when read back the data sequence is as follows:

Clock Address A(6:0) & R/W	Ack	Byte 0	Ack	Byte 1	Ack	Byte2, 3, 4 until Stop
-------------------------------	-----	--------	-----	--------	-----	---------------------------

#### 7.3 Serial Control Registers

The Pin column lists the affected pin number and the @PowerUp column gives the state at true power up. Registers are set to the values shown only on true power up. "Command Code" byte and "Byte Count" byte must be sent following the acknowledge of the Address Byte. Although the data (bits) in these two bytes are considered "don't care", they must be sent and will be acknowledge. After that, the below described sequence (Register 0, Register 1, Register 2, ....) will be valid and acknowledged.

Register 0 to Register 2 are referred to the Winbond SDRAM buffer(W83178S/179J) drivers.

BIT	@POWERUP	PIN	DESCRIPTION		
7	0	-	Reserved		
6	0	-	SSEL2 (Frequency table selection by software via I <sup>2</sup> C)		
5	0	-	SSEL1 (Frequency table selection by software via I <sup>2</sup> C)		
4	0		SSEL0 (Frequency table selection by software via $I^2C$ )		
3	0	-	0 = Selection by SEL100/66#		
			1 = Selection by software $I^2C$ - Bit 6:4 and Register 7 Bit0		
2	0	-	Reserved		
1-0	00	-	Bit1 Bit0 (See Function Table)		
			0 0 Normal		
			0 1 Test Mode		
			1 0 $\pm 0.5\%$ center type Spread Spectrum enabled		
			1 1 Tristate		

### 7.3.1 Register 3: CPU Frequency Select Register (1 = Enable, 0 = Stopped)

(I) Default Frequency table selection by software via I <sup>2</sup> C (When Register	r 7 Bit 0 = 0)
---	----------------

SSEL2	SSEL1	SSEL0	CPU, SDRAM (MHZ)	PCI (MHZ)	REF2X (MHZ)
0	0	0	68.5	34.25	14.318
0	0	1	75	37.5	14.318
0	1	0	83.3	41.6	14.318
0	1	1	66.8	33.4	14.318
1	0	0	103	34.25	14.318
1	0	1	112	37.3	14.318
1	1	0	133.3	44.43	14.318
1	1	1	100	33.3	14.318



### (II) Default Frequency table selection by software via $l^2C$ (When Register 7 Bit 0 = 1)

SSEL2	SSEL1	SSEL0	CPU, SDRAM (MHZ)	PCI (MHZ)	REF2X (MHZ)
0	0	0	124	41.3 (CPU/3)	14.318
0	0	1	150	37.5 (CPU/4)	14.318
0	1	0	140	35 (CPU/4)	14.318
0	1	1	133	33.3 (CPU/4)	14.318

### **FUNCTION TABLE**

FUNCTION	OUTPUTS							
Description	CPU	PCI	REF2X	IOAPIC				
Tri-State	Hi-Z	Hi-Z	Hi-Z	🖌 Hi-Z				
Normal	See table	See table	14.318	14.318				
			23	C				

7.3.2 Register 4 : CPU , 48/24 MHz Clock Register (1 = Enable, 0 = Stopped)

BIT	@POWERUP	PIN	DESCRIPTION
7	0	-	Reserved
6	1	14	24/48 MHz (Active/Inactive)
5	0		Reserved
4	0	-	Reserved
3	0	-	Reserved
2	1	21	CPUCLK1 (Active/Inactive)
1	0	-	Reserved
0	1	22	CPUCLK_F (Active/Inactive)

### 7.3.3 Register 5: PCI Clock Register (1 = Enable, 0 = Stopped)

BIT	@POWERUP	PIN	DESCRIPTION
7	1	4	PCICLK_F (Active/Inactive)
6	1	11	PCICLK6 (Active/Inactive)
5	1	10	PCICLK5 (Active/Inactive)
4	0	-	Reserved
3	1	8	PCICLK4 (Active/Inactive)
2	1	7	PCICLK3 (Active/Inactive)
1	1	6	PCICLK2 (Active/Inactive)
0	1	5	PCICLK1 (Active/Inactive)



### 7.3.4 Register 6: IOAPIC and REF2X Clock Register (1 = Enable, 0 = Stopped)

BIT	@POWERUP	PIN	DESCRIPTION						
7	0	-	Rese	erved					
6	0	-	Rese	erved					
5	1	24	IOAF	PIC (Act	ive/Inactive)				
4	0	-	Rese	erved					
3	0	-	Rese	Reserved					
2	0	-	Rese	erved					
1-0	1 1	27	Bit1	Bit0	REF2X				
			1	1	Drive strength 2X				
			1	0	Drive strength 1X				
			0	1	Drive strength 1X				
			0	0	Tri-state				
7.3.5 Register 7: Additional Register									

# 7.3.5 Register 7: Additional Register

BIT	@POWERUP PIN		DESCRIPTION
7	x		Reserved
6	x	-	Reserved
5	x	-	Reserved
4	х	-	Reserved
3	х	-	Reserved
2	х	-	Reserved
1	х	-	Reserved
0	0	-	Frequency select bit for different CPU/PCI frequency table setting by Register3 bit4-bit6 (SSEL0–SSEL2)



### 8.0 SPECIFICATIONS

#### 8.1 Absolute Maximum Ratings

Stresses greater than those listed in this table may cause permanent damage to the device. Precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. Maximum conditions for extended periods may affect reliability. Unused inputs must always be tied to an appropriate logic voltage level (Ground or VDD).

PARAMETER	SYMBOL	RATING	
Voltage on Any Pin with Respect to GND	Vdd, Vin	-0.5V to +7.0V	
Storage Temperature	Tstg	-65° C to +150° C	
Ambient Temperature	Тв	-55° C to +125° C	
Operating Temperature	TA	0° C to +70° C	

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

#### 8.2 AC Characteristics

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
Output Duty Cycle		45	50	55	%	Measured at 1.5V
CPU to PCI Offset	tOFF	1		4	nS	15 pF Load Measured at 1.5V
Skew (CPU-CPU), (PCI- PCI)	tskew			250	ps	15 pF Load Measured at 1.5V
Cycle to Cycle Jitter	t <sub>CCJ</sub>			200	ps	
CPU	t <sub>JA</sub>			500	ps	
Absolute Jitter						
Jitter Spectrum 20 dB	BWJ			500	KHz	
Bandwidth from Center						
Output Rise (0.4V ~ 2.0V)	t <sub>TLH</sub>	0.4		1.6	nS	15 pF Load on CPU and
& Fall (2.0V ~0.4V) Time	t <sub>THL</sub>					PCI outputs
Overshoot/Undershoot	Vover	0.7		1.5	V	22 $\Omega$ at source of 8 inch
Beyond Power Rails						PCB run to 15 pF load
Ring Back Exclusion	Vrbe	0.7		2.1	V	Ring Back must not enter this range.

 $VddR = VddCore = VddP = Vdd4 = 3.3V \pm 5\%, VddA = VddC = 2.5V \pm 5\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C = 2.5V \pm 5\%$ 



## 8.3 DC Characteristics

$VDDR = VDDCore = VDDP = VDD4 = 3.3V \pm 5\%$ ,	$\sqrt{DD} = \sqrt{DD} = 25 / +5\%$	$T_{\Lambda} = 0^{\circ}C$ to $\pm 70^{\circ}C$
$VDDI( = VDDOOIC = VDDI = VDD4 = 0.5V \pm 0.00$	$VDDA = VDDO = 2.5V \pm 570$	, 1 = 0 0 0 0 10 170 0

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
Input Low Voltage	VIL			0.8	V <sub>dc</sub>	
Input High Voltage	Viн	2.0			V <sub>dc</sub>	
Input Low Current	١L			-25	μA	
Input High Current	Іін			10	μA	
Output Low Voltage I <sub>OL</sub> = 1 mA	Vol			50	mV <sub>dc</sub>	CPU_F, CPU1
Output High Voltage	Vон	3.1			V <sub>dc</sub>	CPU_F, CPU1
I <sub>OH</sub> = -1 mA				78.	4.4 M	
Output Low Current	IOL	27	57	97	mA	CPU_F,CPI1
		20.5	<mark>5</mark> 3	139	mA	PCI_F,PCI1:6
		40	85	140	mA	IOAPIC
		50	74	152	mA	REF2X
		25	37	76	mA	48,24 MHz
Output High Current	I <sub>OH</sub>	25	55	97	mA	CPU_F,CPI1
		31	55	189	mA	PCI_F,PCI1:6
		40	87	155	mA	IOAPIC
		54	88	188	mA	REF2X
		27	44	94	mA	48,24 MHz

#### 8.4 Buffer Characteristics

### 8.4.1 Type 1 Buffer for CPUCLK\_F and CPUCLK1

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
Pull-up Current Min.	IOн (min)	-27			mA	Vout = 1.0V
Pull-up Current Max.	Іон (max)			-27	mA	Vout = 2.0V
Pull-down Current Min.	lo∟ (min)				mA	Vout = 1.2V
Pull-down Current Max.	lo∟ (max)			27	mA	Vout = 0.3V
Rise/Fall Time Min. Between 0.4V and 2.0V	TRF (min)	0.4			nS	10 pF Load
Rise/Fall Time Max. Between 0.4V and 2.0V	TRF (max)			1.6	nS	20 pF Load



## 8.4.2 Type 2 Buffer for IOAPIC

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
Pull-up Current Min.	Іон (min)				mA	Vout = 1.4V
Pull-up Current Max.	Іон (max)			-29	mA	Vout = 2.7V
Pull-down Current Min.	Io∟ (min)				mA	Vout = 1.0V
Pull-down Current Max.	lo∟ (max)			28	mA	Vout = 0.2V
Rise/Fall Time Min. Between 0.7V and 1.7V	Trf (min)	0.4			nS	10 pF Load
Rise/Fall Time Max. Between 0.7V and 1.7V	TRF (max)			1.8	nS	20 pF Load

## 8.4.3 Type 3 Buffer for REF2X, 24 MHz, 48 MHz

Detween 0.7 V and 1.7 V						
8.4.3 Type 3 Buffer for REF2X, 24 MHz, 48 MHz						
PARAMETER	SYM.	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
Pull-up Current Min.	IOH (min)	-29			mA	Vout = 1.0 V
Pull-up Current Max.	Iон (max)			<b>-2</b> 3	mA	Vout = 3.135V
Pull-down Current Min.	IOL (min)	29			mA	Vout = 1.95 V
Pull-down Current Max.	lo∟ (max)				mA	Vout = 0.4 V
Rise/Fall Time Min. Between 0.8V and 2.0V	TRF (min)	1.0			nS	10 pF Load
Rise/Fall Time Max.	TRF (max)			4.0	nS	20 pF Load
Between 0.8V and 2.0V						


### 8.4.4 Type 5 Buffer for PCICLK (1:6,F)

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
Pull-up Current Min.	Іон (min)	-33			mA	Vout = 1.0V
Pull-up Current Max.	Іон (max)			-33	mA	Vout = 3.135V
Pull-down Current Min.	lo∟ (min)	30			mA	Vout = 1.95V
Pull-down Current Max.	lo∟ (max)			38	mA	Vout = 0.4V
Rise/Fall Time Min. Between 0.8V and 2.0V	TRF (min)	0.5			nS	15 pF Load
Rise/Fall Time Max.	TRF (max)			2.0	nS	30 pF Load
Between 0.8V and 2.0V						



## 9. OPERATION OF DUAL FUCTION PINS


Pin13 is dual function pins and are used for selecting different functions in this device (see Pin description). During power up, these pins are in input mode (see Figure 1), therefore, and are considered input select pins. When VDD reaches 2.5V, the logic level that is present on these pins are latched into their appropriate internal registers. Once the correct information are properly latched, these pins will change into output pins and will be pulled low by default. At the end of the power up timer (within 3 ms) outputs starts to toggle at the specified frequency.



Each of these pins are a large pull-up resistor ( 250 K $\Omega$  @3.3V ) inside. The default state will be logic 1, but the internal pull-up resistor may be too large when long traces or heavy load appear on these dual function pins. Under these conditions, an external 10 K $\Omega$  resistor is recommended to be connected to VDD if logic 1 is expected. The same 10 K $\Omega$  connection to ground if a logic 0 is desired. The 10 K $\Omega$  resistor should be place before the serious terminating resistor. Note that these logic will only be latched at initial power on.

If optional EMI reducing capacitor are needed, they should be placed as close to the series terminating resistor as possible and after the series terminating resistor. These capacitor has typical values ranging from 4.7 pF to 22 pF.





Optional

Ground



## **10. ORDERING INFORMATION**

PART NUMBER	PACKAGE TYPE	PRODUCTION FLOW
W83196S-14	28-pin SOP	Commercial, 0° C to +70° C

# 11. HOW TO READ THE TOP MARKING




All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.



### **12. PACKAGE DIMENSIONS**

#### 28-pin SOP



Note: All data and specifications are subject to change without notice.

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sale.