

Silicon PNP Power Transistors

2SA755

DESCRIPTION


- With TO-220 package
- Complement to type 2SC1419
- Note:Type 2SA754 with short pin

APPLICATIONS

- For low frequency power amplifier applications

PINNING

PIN	DESCRIPTION
1	Emitter
2	Collector;connected to mounting base
3	Base



Absolute maximum ratings(Ta=25)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V _{CBO}	Collector-base voltage	Open emitter	-50	V
V _{CEO}	Collector-emitter voltage	Open base	-50	V
V _{EBO}	Emitter-base voltage	Open collector	-4	V
I _C	Collector current		-2	A
P _C	Collector power dissipation	T _C =25	20	W
T _j	Junction temperature		150	
T _{stg}	Storage temperature		-55~150	

Silicon PNP Power Transistors

2SA755

CHARACTERISTICS

T_j=25 unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C =-50mA, R _{BE} =	-50			V
V _{(BR)CBO}	Collector-base breakdown voltage	I _C =-5mA, I _E =0	-50			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =-5mA, I _C =0	-4			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =-1.5A; I _B =-0.15A			-1.3	V
V _{BE}	Base-emitter on voltage	I _C =-1A; V _{CE} =-4V			-1.5	V
I _{CBO}	Collector cut-off current	V _{CB} =-20V; I _E =0			-100	μA
h _{FE-1}	DC current gain	I _C =-1A; V _{CE} =-4V	35		200	
h _{FE-2}	DC current gain	I _C =-0.1A; V _{CE} =-4V	35			
f _T	Transition frequency	I _C =-0.5A; V _{CE} =-4V		50		MHz

◆ h_{FE-1} Classifications

A	B	C
35-70	60-120	100-200

Silicon PNP Power Transistors

2SA755

PACKAGE OUTLINE



Fig.2 Outline dimensions(unindicated tolerance: ± 0.10 mm)