## **INTEGRATED CIRCUITS**

## DATA SHEET



# **74LV10**Triple 3-input NAND gate

Product specification Supersedes data of 1997 Feb 12 IC24 Data Handbook 1998 Apr 20





## **Triple 3-input NAND gate**

74LV10

#### **FEATURES**

- Optimized for Low Voltage applications: 1.0 to 3.6 V
- $\bullet$  Accepts TTL input levels between  $V_{CC}$  = 2.7 V and  $V_{CC}$  = 3.6 V
- Typical  $V_{OLP}$  (output ground bounce) < 0.8 V at  $V_{CC}$  = 3.3 V,  $T_{amb} = 25^{\circ}C.$
- Typical  $V_{OHV}$  (output  $V_{OH}$  undershoot) > 2 V at  $V_{CC}$  = 3.3 V,  $T_{amb} = 25^{\circ}C$
- Output capability: standard
- I<sub>CC</sub> category: SSI

#### **DESCRIPTION**

The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10.

The 74LV10 provides the 3-input NAND function.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nA, nB, nC to nY	$C_L = 15 \text{ pF};$ $V_{CC} = 3.3 \text{ V}$	9	ns
C <sub>I</sub>	Input capacitance	21. 42	3.5	pF
C <sub>PD</sub>	Power dissipation capacitance per gate	See Notes 1 and 2	12	pF
$P_D = C_{PD} \times V_{CC}^2 \times f_i$ $f_i = \text{input frequency in}$	ine the dynamic power dissipation ( $P_D$ in $\mu V$ + $\sum$ ( $C_L \times V_{CC}^2 \times f_0$ ) where: MHz; $C_L$ = output load capacitance in pF; in MHz; $V_{CC}$ = supply voltage in V;			

#### NOTES:

- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacitance in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

  2. The condition is  $V_I$  = GND to  $V_{CC}$

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
14-Pin Plastic DIL	-40°C to +125°C	74LV10 N	74LV10 N	SOT27-1
14-Pin Plastic SO	-40°C to +125°C	74LV10 D	74LV10 D	SOT108-1
14-Pin Plastic SSOP Type II	-40°C to +125°C	74LV10 DB	74LV10 DB	SOT337-1
14-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV10 PW	74LV10PW DH	SOT402-1

#### PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 3, 9	1A – 3A	Data inputs
2, 4, 10	1B – 3B	Data inputs
7	GND	Ground (0 V)
12, 6, 8	1Y – 3Y	Data outputs
13, 5, 11	1C – 3C	Data inputs
14	V <sub>CC</sub>	Positive supply voltage

#### **FUNCTION TABLE**

	INPUTS		OUTPUTS
nA	nB	nC	nY
L	L	L	Н
L	L	Н	Н
L	Н	L	Н
L	Н	Н	Н
Н	L	L	Н
Н	L	Н	Н
Н	Н	L	Н
Н	Н	Н	L


#### NOTES:

H = HIGH voltage level L = LOW voltage level


## Triple 3-input NAND gate

74LV10


#### **PIN CONFIGURATION**




#### **LOGIC SYMBOL**



#### LOGIC SYMBOL (IEEE/IEC)



#### LOGIC DIAGRAM (ONE GATE)



#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	See Note1	1.0	3.3	3.6	V
V <sub>I</sub>	Input voltage		0	_	V <sub>CC</sub>	V
Vo	Output voltage		0	_	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.0V \text{ to } 2.0V$ $V_{CC} = 2.0V \text{ to } 2.7V$ $V_{CC} = 2.7V \text{ to } 3.6V$	- - -	- - -	500 200 100	ns/V

#### NOTE

<sup>1.</sup> The LV is guaranteed to function down to  $V_{CC} = 1.0V$  (input levels GND or  $V_{CC}$ ); DC characteristics are guaranteed from  $V_{CC} = 1.2V$  to  $V_{CC} = 3.6V$ .

## Triple 3-input NAND gate

74LV10

#### ABSOLUTE MAXIMUM RATINGS1, 2

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
± I <sub>IK</sub>	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5V$	20	mA
± I <sub>OK</sub>	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5 V$	50	mA
± I <sub>O</sub>	DC output source or sink current  – standard outputs	$-0.5V < V_O < V_{CC} + 0.5V$	25	mA
±I <sub>GND</sub> , ±I <sub>CC</sub>	DC V <sub>CC</sub> or GND current for types with – standard outputs		50	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
Р <sub>ТОТ</sub>	Power dissipation per package  – plastic DIL  – plastic mini-pack (SO)  – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

#### NOTES:

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	-4	0°C to +8	5°C	-40°C to	+125°C	UNIT
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	1
		V <sub>CC</sub> = 1.2 V	0.9			0.9		
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 2.0 V	1.4			1.4		V
	Vollago	V <sub>CC</sub> = 2.7 to 3.6 V	2.0			2.0		1
		V <sub>CC</sub> = 1.2 V			0.3		0.3	
$V_{IL}$	LOW level Input voltage	V <sub>CC</sub> = 2.0 V			0.6		0.6	V
	l	V <sub>CC</sub> = 2.7 to 3.6 V			0.8		0.8	1
		$V_{CC} = 1.2 \text{ V}; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$		1.2				
.,	HIGH level output	$V_{CC} = 2.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu\text{A}$	1.8	2.0		1.8		
V <sub>OH</sub>	voltage; all outputs	$V_{CC} = 2.7 \text{ V}; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	2.5	2.7		2.5		1 °
		$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu\text{A}$	2.8	3.0		2.8		1
V <sub>OH</sub>	HIGH level output voltage; STANDARD outputs	$V_{CC} = 3.0 \text{ V}; V_{I} = V_{IH} \text{ or } V_{IL}; -I_{O} = 6\text{mA}$	2.40	2.82		2.20		V
		$V_{CC} = 1.2 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0				
.,	LOW level output	$V_{CC} = 2.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	] ,
V <sub>OL</sub>	voltage; all outputs	$V_{CC} = 2.7 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	1 °
		$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	1
V <sub>OL</sub>	LOW level output voltage; STANDARD outputs	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 6\text{mA}$		0.25	0.40		0.50	V
I <sub>I</sub>	Input leakage current	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}$			1.0		1.0	μА
I <sub>CC</sub>	Quiescent supply current; SSI	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND; $I_O = 0$			20.0		40	μА

1998 Apr 20

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## Triple 3-input NAND gate

74LV10

#### DC ELECTRICAL CHARACTERISTICS (Continued)

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	-40	°C to +8	5°C	-40°C to	+125°C	UNIT
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	
Δl <sub>CC</sub>	Additional quiescent supply current per input	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V; } V_{I} = V_{CC} - 0.6 \text{ V}$			500		850	μΑ

#### NOTE:

#### **AC CHARACTERISTICS**

GND = 0V;  $t_r = t_f \le 2.5$ ns;  $C_L = 50$ pF;  $R_L = 1$ K $\Omega$ 

			CONDITION		LIMITS						
SYMBOL	PARAMETER	WAVEFORM		_	40 to +85 °	С	-40 to -	UNIT			
			V <sub>CC</sub> (V)	MIN	TYP <sup>1</sup>	MAX	MIN	MAX			
		1.2		55							
1.	Propagation delay	Figure 1, 2	2.0	40	19	36		44	no		
PHL/PLH	t <sub>PHL/PLH</sub> Propagation delay nA, nB, nC to nY		2.7	8 4.	14	26		33	ns		
			3.0 to 3.6	-40	10 <sup>2</sup>	21		26			

#### NOTES:

- Unless otherwise stated, all typical values are measured at T<sub>amb</sub> = 25°C.
- 2. Typical values are measured at  $V_{CC} = 3.3 \text{ V}$ .

#### **AC WAVEFORMS**

 $V_M = 1.5 \text{ V at } V_{CC} \ge 2.7 \text{ V};$ 

 $V_M = 0.5 \times V_{CC}$  at  $V_{CC} < 2.7$  V;

 $V_{\mbox{\scriptsize OL}}$  and  $V_{\mbox{\scriptsize OH}}$  are the typical output voltage drop that occur with the output load.




Figure 1. Input (nA, nB, nC) to output (nY) propagation delays.

#### **TEST CIRCUIT**




Figure 2. Load circuitry for switching times.


<sup>1.</sup> All typical values are measured at  $T_{amb} = 25$ °C.

## Triple 3-input NAND gate

74LV10

#### DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION SOT27-1		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT27-1	050G04	MO-001AA			<del>92-11-17</del> 95-03-11

## Triple 3-input NAND gate

74LV10

#### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

Dillin	militations (interminentations are derived from the original film difficulties)																	
UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	ပ	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	٧	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039		0.01	1	0.0098 0.0075		0.16 0.15	0.050	0.24 0.23	0.041		0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT108-1	076E06\$	MS-012AB				<del>91 08-13</del> 95-01-23	

## Triple 3-input NAND gate

74LV10

#### SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



#### DIMENSIONS (mm are the original dimensions)

						-,												
UNIT	A max.	Α <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT337-1		MO-150AB				<del>-95-02-04</del> 96-01-18	

## Triple 3-input NAND gate

74LV10

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	А3	рb	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	٧	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		EUROPEAN	ICCUE DATE				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT402-1		MO-153				<del>-94-07-12</del> 95-04-04	

#### Triple 3-input NAND gate

74LV10



我如此先

		DEFINITIONS
Data Sheet Identification	Product Status	Definition
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04407

Let's make things better.

Philips Semiconductors



