74ACT11245 **OCTAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCAS031C - JULY 1987 - REVISED APRIL 1996

•	3-State Outputs Drive Bus Lines Directly Inputs Are TTL-Voltage Compatible	DB, DW, NT, OR PW PACKAGE (TOP VIEW)			
•	Flow-Through Architecture Optimizes PCB Layout	A1 [1 24] DIR A2 [2 23] B1			
•	Center-Pin V _{CC} and GND Configurations Minimize High-Speed Switching Noise	A3 [3 22] B2 A4 [4 21] B3			
•	<i>EPIC</i> [™] (Enhanced-Performance Implanted CMOS) 1-μm Process	GND [5 20] B4 GND [6 19] V _{CC}			
•	500-mA Typical Latch-Up Immunity at 125°C	GND 7 18 V _{CC} GND 8 17 B5			
•	Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (NT)	A5 9 16 B6 A6 10 15 B7 A7 11 14 B8 A8 12 13 OE			

description

The octal bus transceiver is designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

The 74ACT11245 is characterized for operation from -40°C to 85°C.

	FUNCTION TABLE										
1	OUTPUT ENABLE OE	DIRECTION CONTROL DIR	OUTPUT								
	L	L	B data to A bus								
	L	н	A data to B bus								
	Н	Х	Isolation								



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.



Copyright © 1996, Texas Instruments Incorporated


74ACT11245 **OCTAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS031C – JULY 1987 – REVISED APRIL 1996

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note	-0.5 V to V _{CC} + 0.5 V -0.5 V to V _{CC} + 0.5 V ±20 mA ±50 mA ±50 mA ±200 mA te 2): DB package
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, 3 1 3 4 K except for the NT package, which has a trace length of zero.

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
ЮН	High-level output current		-24	mA
IOL	Low-level output current		24	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	-40	85	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA	RAMETER	TEST CO	TEST CONDITIONS		Τ _Δ	∖ = 25°C	;	MIN	мах	UNIT
		TEST CONDITIONS		Vcc	MIN	TYP	MAX	IVIIIN	WAX	UNIT
		IOH = -50 μA		4.5 V	4.4			4.4		
		10Η = -20 μΑ		5.5 V	5.4			5.4		
VOH		I _{OH} = -24 mA		4.5 V	3.94			3.8		V
		10H24 IIIA		5.5 V	4.94			4.8		
		$I_{OH} = -75 \text{ mA}^{\dagger}$		5.5 V				3.85		
			504				0.1		0.1	
	I _{OL} = 50 μA						0.1		0.1	
VOL		lo: - 24 mA	4.5 V			0.36		0.44	V	
		I _{OL} = 24 mA		5.5 V			0.36			0.44
		$I_{OL} = 75 \text{ mA}^{\dagger}$		5.5 V					1.65	
loz	A or B ports‡	$V_{O} = V_{CC} \text{ or } GND$		5.5 V			±0.5		±5	μA
Ц	OE or DIR	$V_I = V_{CC}$ or GND		5.5 V		.0	±0.1		±1	μΑ
ICC		$V_I = V_{CC} \text{ or } GND, I_O$	= 0	5.5 V	s.	15	8		80	μΑ
∆ICC§		One input at 3.4 V, Oth	her inputs at GND or V_{CC}	5.5 V	1	-	0.9		1	mA
Ci		$V_I = V_{CC} \text{ or } GND$		5 V		4				pF
Co		$V_{O} = V_{CC} \text{ or } GND$	36	5 V	se.	12				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

For I/O ports, the parameter I_{OZ} includes the input leakage current.
§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recomended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	ТО	Т	4 = 25°C	;	MIN	MAX	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		IVIAA	UNIT
tPLH	A or B	B or A	1.5	6.2	9.2	1.5	10	ns
^t PHL	AUB		1.5	5.4	8.6	1.5	9.1	115
^t PZH	OE	A or B	1.5	8.1	12	1.5	13.2	ns
t _{PZL}	UE	AUD	1.5	8.2	11.7	1.5	12.9	115
^t PHZ	OE	A or B	1.5	9.3	11.8	1.5	12.9	ns
^t PLZ			1.5	9.8	12.9	1.5	13.9	115

operating characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER			TEST CO	TYP	UNIT	
	Power dissinction conscitutes per transcriver	Outputs enabled	0. 50 - 5	f = 1 MHz	66	л Г
pd	Power dissipation capacitance per transceiver Outputs disabled	С _L = 50 рF,	f = 1 MHz	19	р⊦	



74ACT11245 **OCTAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS031C – JULY 1987 – REVISED APRIL 1996



- - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tt's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Copyright © 1998, Texas Instruments Incorporated