- Members of the Texas Instruments *Widebus*[™] Family
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

The 'ACT16657 contain two noninverting octal transceiver sections with separate parity generator/checker circuits and control signals. For either section, the transmit/receive (1T/ \overline{R} or 2T/ \overline{R}) input determines the direction of data flow. When 1T/ \overline{R} (or 2T/ \overline{R}) is high, data flows from the 1A (or 2A) port to the 1B (or 2B) port (transmit mode); when 1T/ \overline{R} (or 2T/ \overline{R}) is low, data flows from the 1B (or 2B) port to the 1A (or 2A) port (receive mode). When the output-enable (1OE or 2OE) input is high, both the 1A (or 2A) and 1B (or 2B) ports are in the high-impedance state.

Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD/EVEN (or 2ODD/EVEN) input. 1PARITY (or 2PARITY) carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

54ACT16657 UD PACKAGE 74ACT16657 DL PACKAGE (TOP VIEW) 10E 1 11 5 10 4 11 182 VCC 7 10 47 11 18 10 47 11 46 12 45 13 44 14 188 14 188 15 42 281 17 15 42 281 17 15 42 281 17 20E 18 39 GND		3CA3104	<u>ң – Эл</u>	NUANT	1991 - REVISED /
NC 2 55 10DD/EVEN 1ERR 3 54 1PARITY GND 4 53 GND 1A1 5 52 1B1 1A2 6 51 1B2 VCC 7 50 VCC 1A3 8 49 1B3 1A4 9 48 1B4 1A5 10 47 1B5 GND 11 46 GND 1A6 12 45 1B6 1A7 13 44 1B7 1A8 14 43 1B8 2A1 15 42 2B1 2A3 17 40 2B3 GND 18 39 GND 2A4 19 38 2B4 2A5 20 37 2B5 2A6 21 36 2B6 VCC 22 35 VCC 2A7 23 34 2B7 2A8 24 33 2B8 </th <th>-</th> <th>4ACT166</th> <th>57</th> <th>. DL P/</th> <th></th>	-	4ACT166	57	. DL P/	
F	3 PE SE	NC [IERR [GND [1A1 [1A2 [VCC [1A3 [1A4 [1A5 [GND [1A6 [1A7 [1A8 [2A2 [2A3 [2A4 [2A5 [2A6 [VCC [2A8 [GND [2A8 [GND [2A8 [C] 2A8 [C] 2	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 9 21 22 22 22 22 22 22 22 22 22 22 22 22	55 54 53 52 51 50 49 48 47 46 47 46 47 46 38 37 36 37 36 37 36 37 36 37 36 37 36 31 30	1ODD/EVEN 1PARITY GND 1B1 1B2 V _{CC} 1B3 1B4 1B5 GND 1B6 1B7 1B8 2B1 2B2 2B3 GND 2B4 2B3 2B4 2B5 2B6 V _{CC} 2B7 2B6 V _{CC} 2B7 2B8 GND 2PARITY 2ODD/EVEN

NC - No internal connection

In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or 2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD/EVEN (or 2ODD/EVEN) input. For example, if 1ODD/EVEN is low (even parity selected) and there are five high bits on the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus bits plus parity bit) are high.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

description (continued)

In the receive mode, after the 1B (or 2B) bus is polled to determine the number of high bits, the $1\overline{ERR}$ (or $2\overline{ERR}$) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if 10DD/EVEN is high (odd parity selected), 1PARITY is high, and there are three high bits on the 1B bus, then $1\overline{ERR}$ is low, indicating a parity error.

The 74ACT16657 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16657 is characterized for operation over the full military temperature range of -55° C to 125° C. The 74ACT16657 is characterized for operation from -40° C to 85° C.

NUMBER OF A OR B	INPUTS			INPUT/OUTPUT	OUTPUTS			
INPUTS THAT ARE HIGH	OE	T/R	ODD/EVEN	PARITY	ERR	OUTPUT MODE		
	L	Н	Н	Н	Z	Transmit		
	L	Н	L	L Z		Transmit		
0, 2, 4, 6, 8	L	L	Н	н	JH	Receive		
	L	L	Н	L , 3	74	Receive		
	L	L	L	县 🌾	-	Receive		
	L	L	L	x P	CH	Receive		
	L	Н	Н		Z	Transmit		
	L	Н	L	Н	Z	Transmit		
1, 3, 5, 7	L		, H	н	L	Receive		
1, 5, 5, 7	L	L	Н	L	Н	Receive		
	L	L	CL 👘	Н	Н	Receive		
	L	L	L	L	L	Receive		
Don't care	H	Х	Х	Z	Z	Z		

FUNCTION TABLE



1 1<mark>0E</mark> G3 56 1T/R 3 EN1/3G5 [REC] 3 EN2 [XMIT] 55 10DD/EVEN N4 28 20E G8 29 2T/R 8 EN6/8G10 [REC] 8 EN7 [XMIT] 30 20DD/EVEN N9 5 52 ▽ 1 1 1A1 1B1 Z11 1 2∇ 51 6 1A2 1B2 8 49 1A3 1B3 9 48 1A4 1B4 10 47 1B5 1A5 12 45 1A6 1B6 44 13 1A7 1B7 40 14 43 18.1 1A8 1**B**8 11 2k 54 4, 2 ▽ **1PARITY** 5 3 1ERR 4,1 ▽ 18 15 42 1 ▽ 6 2A1 2B1 Z21 7∇ 1 16 41 2B2 2A2 17 40 2B3 2A3 19 38 2B4 2A4 20 37 2A5 2B5 21 36 2A6 2B6 23 34 2B7 2A7 24 33 2A8 2B8 21 2k 31 **2PARITY 9**, 7 ∇

•

28

10

9,6∇

26

2ERR

logic symbol[†]

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



T/R ← OE A1 – B1 7 A2 - B2 J A3 - **B**3 — **B**4 **A4** (A5 B5 - B6 A6 B7 B7 B8 A7 Ľ **A8** \triangleright PARITY ODD/EVEN ERR

logic diagram, each transceiver (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Output voltage range, V_{O} (see Note 1)	00
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC})	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±500 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	e 1.4 W
Storage temperature range, T _{stg}	–65°C to 150°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

				T16657	74/	ACT16657		UNIT
L			MIN N	OM MAX	MIN	NOM M	ΛAΧ	UNIT
VCC	Supply voltage		4.5	5 5. 5	4.5	5	5.5	V
VIH	High-level input voltage	3	2	EN.	2			V
VIL	Low-level input voltage	6		0.8			0.8	V
VI	Input voltage	C	0	Vcc	0	١	/cc	V
VO	Output voltage		0	Vcc	0	١	/cc	V
ЮН	High-level output current		20	-24			-24	mA
IOL	Low-level output current		R	24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	0		10	ns/V
TA	Operating free-air temperature		-55	125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	N.	T,	₄ = 25°C	;	54ACT16657		74ACT16657		UNIT	
		TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4			
		IOH = -20 mA	5.5 V	5.4			5.4		5.4			
VOH		I _{OH} = -24 mA	4.5 V	3.94			3.8		3.8		V	
		OH = -24 MA	5.5 V	4.94			4.8		4.8			
		I _{OH} = -75 mA [†]	5.5 V				3.85		3.85			
		10 50.04	4.5 V			0.1		0.1		0.1		
		I _{OL} = 50 μA	5.5 V			0.1		0.1		0.1	V	
VOL		le: 24 mA	4.5 V			0.36		0.44		0.44		
		$I_{OL} = 24 \text{ mA}$	5.5 V			0.36		0.44		0.44		
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				(C)	1.65		1.65		
lj	A or B ports	$V_I = V_{CC}$ or GND	5.5 V			±0.1	202	±1		±1	μA	
loz‡	Control inputs	$V_{O} = V_{CC} \text{ or } GND$	5.5 V			±0.5	5	±5		±5	μA	
ICC		$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8	1	80		80	μA	
∆ICC§		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V		、礼	0.9	2	1		1	mA	
Ci	Control inputs	$V_I = V_{CC}$ or GND	5 V	36	4.5	-					pF	
Co	ERR	$V_{O} = V_{CC}$ or GND	5 V	C.S.C.	11						pF	
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	5 V		12						pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current. § This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	FROM TO		T _A = 25°C		54ACT	16657	74ACT16657		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A or B	B or A	4.1	7.3	9.6	4.1	10.7	4.1	10.7	20
^t PHL	AUB	BUIA	3.2	6.8	9.8	3.2	10.6	3.2	10.6	ns
^t PLH	A	PARITY	4	8.6	12.9	4	14.3	4	14.3	20
^t PHL	A	PARIT	4.3	9	13.1	4.3	14.3	4.3	14.3	ns
^t PLH			3.7	8.3	12.3	3.7	13.7	3.7	13.7	ns
^t PHL	ODD/EVEN	PARITY, ERR	4.1	8.8	12.8	4.1	x 14.1	4.1	14.1	115
^t PLH	в	ERR	3.9	8.6	13	3.9	14.6	3.9	14.6	ns
^t PHL	В	ERR	4.3	9	13.3	4.3	14.7	4.3	14.7	115
^t PLH	PARITY	ERR	3.8	8.4	12.2	3.8	13.8	3.8	13.8	20
^t PHL	FANIT	ERR	4.1	8	12.8	4 .1	14.2	4.1	14.2	ns
^t PZH	OE		2.6	6.1	10.1	2.6	11.3	2.6	11.3	20
^t PZL	UE	A, B, PARITY, or ERR	3.2	7.2	11.7	3.2	13	3.2	13	13 ns
^t PHZ			5.9	8.6	10.5	5.9	11.2	5.9	11.2	ns
^t PLZ	OE	A, B, PARITY, or ERR	5.3	8	9.8	5.3	10.5	5.3	10.5	115

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER				TEST CONDITIONS			
C _{pd} Power dissipation capacitance per transceiver	Outputs enabled	$C_{1} = 50 \text{ pF}$	f = 1 MHz	76	nE.		
	Outputs disabled	CL = 50 pF,		35	pF		



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tt's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Copyright © 1998, Texas Instruments Incorporated