


Ordering Code:

Order Number	Package Number	Package Description
74ABT541CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ABT541CSJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT541CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74ABT541CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ABT541CPC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending suffix "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Connection Diagram



Pin Descriptions

Pin Names	Description					
$\overline{OE}_1, \overline{OE}_2$	Output Enable Input (Active LOW)					
I ₀ —I ₇	Inputs					
O ₀ -O ₇	Outputs					

Truth Table

	Inputs					
OE ₁	OE ₂	I				
L	L	Н	Н			
н	Х	х	Z			
Х	н	х	Z			
L	L	L	L			
= HIGH Voltage Level X = Immaterial = LOW Voltage Level Z = High Impedance						

© 2005 Fairchild Semiconductor Corporation DS011501

Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disabled or	
Power-Off State	-0.5V to 5.5V
in the HIGH State	–0.5V to V_{CC}
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
DC Latchup Source Current	–500 mA
Over Voltage Latchup (I/O)	10V

Recommended Operating Conditions

Free Air Ambient Temperature	-40°C to +85°C
Supply Voltage	+4.5V to +5.5V
Minimum Input Edge Rate ($\Delta V / \Delta t$)	
Data Input	50 mV/ns
Enable Input	20 mV/ns

iximum ratings are values beyond which the device

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs.

e_

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	V _{CC}	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage			di c	0.8	V	V	Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage		2.5			V	Min	I _{OH} = -3 mA
			2.0		6	v	Min	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage				0.55	V	Min	I _{OL} = 64 mA
I _{IH}	Input HIGH Current		r		1	^	Ман	V _{IN} = 2.7V (Note 4)
			2		1	μA	Max	$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current				7	μA	Max	V _{IN} = 7.0V
	Breakdown Test				'	μΑ	IVIAX	VIN - 7.0V
ΙL	Input LOW Current				-1	μA	Max	V _{IN} = 0.5V (Note 4)
					-1	•	Max	$V_{IN} = 0.0V$
V _{ID}	Input Leakage Test		4.75			V	0.0	I _{ID} = 1.9 μA
								All Other Pins Grounded
I _{OZH}	Output Leakage Current				10	μA	0-5.5V	$V_{OUT} = 2.7V; \ \overline{OE}_n = 2.0V$
I _{OZL}	Output Leakage Current				-10	μΑ	0-5.5V	$V_{OUT} = 0.5V; \overline{OE}_n = 2.0V$
los	Output Short-Circuit Curren	t	-100		-275	mA	Max	$V_{OUT} = 0.0V$
ICEX	Output HIGH Leakage Curr	ent			50	μΑ	Max	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage Test				100	μΑ	0.0	V _{OUT} = 5.5V; All Others GND
ICCH	Power Supply Current				50	μΑ	Max	All Outputs HIGH
I _{CCL}	Power Supply Current				30	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current				50	μA	Max	$\overline{OE}_n = V_{CC};$
								All Others at V _{CC} or Ground
ICCT	Additional I _{CC} /Input Out	puts Enabled			2.5	mA		$V_{I} = V_{CC} - 2.1V$
	Out	puts 3-STATE			2.5	mA	Max	Enable Input $V_I = V_{CC} - 2.1V$
	Out	puts 3-STATE			50	μA		Data Input $V_I = V_{CC} - 2.1V$;
								All Others at V _{CC} or Ground
I _{CCD}	Dynamic I _{CC} No	Load				mA/		Outputs Open, $\overline{OE}_n = GND$,
-	(Note 4)				0.1	MHz	Max	One Bit Toggling (Note 3),
								50% Duty Cycle

Note 3: For 8 bits toggling, $I_{CCD} < 0.8 \mbox{ mA/MHz}.$

Note 4: Guaranteed, but not tested.

DC Electrical Characteristics

(SOIC Pa	(SOIC Package)								
Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions $C_L = 50 \text{ pF, } R_L = 500 \Omega$		
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.7	1.0	V	5.0	T _A = 25°C (Note 5)		
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.3	-0.8		V	5.0	T _A = 25°C (Note 5)		
V _{OHV}	Minimum HIGH Level Dynamic Output Voltage	2.7	3.1		V	5.0	T _A = 25°C (Note 6)		
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	2.0	1.4		V	5.0	T _A = 25°C (Note 7)		
V _{ILD}	Maximum LOW Level Dynamic Input Voltage		1.1	0.6	V	5.0	T _A = 25°C (Note 7)		

Note 5: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 6: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 7: Max number of data inputs (n) switching. n - 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

AC Electrical Characteristics

(SOIC and SSOP Package)

Symbol	Parameter		T _A = +25°C V _{CC} = +5V C _L = 50 pF		$T_A = -40^\circ$ ($V_{CC} = 4$.	Units	
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	1.0	2.0	3.6	1.0	3.6	20
t _{PHL}	Data to Outputs	1.0	2.4	3.6	1.0	3.6	ns
t _{PZH}	Output Enable Time	1.5	3.1	6.0	1.5	6.0	ns
t _{PZL}		1.5	3.7	6.0	1.5	6.0	115
t _{PHZ}	Output Disable Time	1.7	3.5	6.1	1.7	6.1	ns
t _{PLZ}		1.7	3.1	5.6	1.7	5.6	115

Extended AC Electrical Characteristics

(SOIC Pac	kage)								
Symbol			40°C to +85°	С	$T_{A} = -40^{\circ}$	C to +85°C	T _A =40°	C to +85°C	
		V _{CC} = 4.5V–5.5V		V _{CC} = 4.5V–5.5V C _L = 250 pF 1 Output Switching (Note 9)		$V_{CC} = 4.5V-5.5V$ $C_L = 250 \text{ pF}$ 8 Outputs Switching (Note 10)		Units	
	Parameter	C _L = 50 pF 8 Outputs Switching (Note 8)							
	Falameter								
		Min	Тур	Max	Min	Max	Min	Max	1
f TOGGLE	Max Toggle Frequency		100						MHz
t _{PLH}	Propagation Delay	1.5		5.0	1.5	6.0	2.5	8.5	
t _{PHL}	Data to Outputs	1.5		5.0	1.5	6.0	2.5	8.5	ns
t _{PZH}	Output Enable Time	1.5		6.5	2.5	7.5	2.5	9.5	ns
t _{PZL}		1.5		6.5	2.5	7.5	2.5	10.5	115
t _{PHZ}	Output Disable Time	1.0		6.1	(Note 11)		20		
t _{PLZ}		1.0		5.6				ns	

Note 8: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 9: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 10: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase

(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 11: The 3-STATE delays are dominated by the RC network (5000, 250 pF) on the output and have been excluded from the datasheet.

74ABT541

74ABT541

Skew (SOIC Package) $\overline{T_A = -40^\circ C \text{ to } +85^\circ C}$ $T_A=-40^\circ C \ to +85^\circ C$ V_{CC} = 4.5V–5.5V $\textbf{V}_{\textbf{CC}} = \textbf{4.5V} \textbf{-} \textbf{5.5V}$ $C_L = 250 \ pF$ $C_L = 50 \text{ pF}$ Units Symbol Parameter 8 Outputs Switching 8 Outputs Switching (Note 12) (Note 13) Max Max Pin to Pin Skew, HL Transitions 1.3 2.3 ns toshi (Note 14) Pin to Pin Skew, LH Transitions 1.0 1.8 ns t_{OSLH} (Note 14) Duty Cycle, LH/HL Skew 2.0 3.5 ns t_{PS} (Note 15) t_{OST} Pin to Pin Skew, LH/HL Transitions 2.0 3.5 ns (Note 14) Device to Device Skew, LH/HL Transitions t_{PV} 2.0 3.5 ns (Note 16)

Note 12: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)

Note 13: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.


Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}). The specification is guaranteed but not tested.

Note 15: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested. Note 16: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.


Capacitance


Symbol	Parameter	Тур	Units	Conditions
	Parameter		Units	$T_A = 25^{\circ}C$
C _{IN}	Input Capacitance	5.0	pF	$V_{CC} = 0.0V$
C _{OUT} (Note 17)	Output Capacitance	9.0	pF	$V_{CC} = 5.0V$

Note 17: C_{OUT} is measured at frequency of f = 1 MHz, per MIL-STD-883, Method 3012.




www.fairchildsemi.com






74ABT541


www.fairchildsemi.com





74ABT541

www.fairchildsemi.com



www.fairchildsemi.com

20 19

Ĩ

www.fairchildsemi.com

user.