INTEGRATED CIRCUITS

DATA SHEET



74LVC646AOctal bus transceiver/register (3-State)

Product specification Supercedes data of 1998 Mar 25 IC24 Data Handbook





Octal bus transceiver/register (3-State)

74LVC646A

FEATURES

- Wide supply voltage range of 1.2V to 3.6V
- Flow-through pin-out architecture
- In accordance with JEDEC standard no. 8-1A
- CMOS low power consumption
- Direct interface with TTL levels
- 5 Volt tolerant inputs/outputs, for interfacing with 5 Volt logic

DESCRIPTION

The 74LVC646A is a high performance, low-power, low-voltage Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3V or 5.0V devices. In 3-State operation, outputs can handle 5V. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.

for multiplexed transmission of data directly from the internal registers. Data on the 'A' or 'B' bus will be clocked in the internal registers, as the appropriate clock (CPAB or CPBA) goes to a HIGH logic level. Output enable (OE) and direction (DIR) inputs are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the 'A' or 'B' register, or in both. The select source inputs (SAB and SBA) can multiplex stored and real-time (transparent mode) data.

The direction (DIR) input determines which bus will receive data when $\overline{\text{OE}}$ is active (LOW). In the isolation mode (OE = HIGH), 'A' data may be stored in the 'B' register and/or 'B' data may be stored in the 'A' register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, 'A' or 'B' may be driven at a time.

The '646A' is functionally identical to the '648A' but has non-inverting

QUICK REFERENCE DATA

operation, outputs ca	an handle 5V. This feature allows the use of inslators in a mixed 3.3V/5V environment.	The '646A' is functionally data paths.	identical to the '648A' but	t has non-inverting
	sist of non-inverting bus transceiver circuits D-type flip-flops and control circuitry arranged	4 12 S	n	
QUICK REFERE GND = 0V; T _{amb} = 25		I Com.		
SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay An to Yn	$C_L = 50pF$ $V_{CC} = 3.3V$	3.9	ns
f _{max}	Maximum clock frequency		250	MHz
C _I	Input capacitance		5.0	pF
C _{I/O}	Input/output capacitance		10	pF
C_{PD}	Power dissipation capacitance per gate	Notes 1, 2	26	pF

NOTES:

- 1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW) $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where: $f_i = \text{input frequency in MHz; } C_L = \text{output load capacitance in pF;}$ $f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V;}$
- Σ (C_L × V_{CC}² × f_o) = sum of the outputs. 2. The condition is V_I = GND to V_{CC}.


ORDERING AND PACKAGE INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
24-Pin Plastic SO	–40°C to +85°C	74LVC646A D	74LVC646A D	SOT137-1
24-Pin Plastic SSOP Type II	−40°C to +85°C	74LVC646A DB	74LVC646A DB	SOT340-1
24-Pin Plastic TSSOP Type I	–40°C to +85°C	74LVC646A PW	7LVC646APW DH	SOT355-1

Octal bus transceiver/register (3-State)

74LVC646A

PIN CONFIGURATION



PIN DESCRIPTION

PIN	NUMBER	SYMBOL	FUNCTION
1		CP _{AB}	'A' to 'B' clock input (LOW-to-HIGH, edge-triggered)
2		S _{AB}	Select 'A' to 'B' source input
3		DIR	Direction control input
	5, 6, 7, 8, 0, 11	A ₀ to A ₇	'A' data inputs/outputs
12		GND	Ground (0V)
	19, 18, 17, 15, 14, 13	B ₀ to B ₇	'B' data inputs/outputs
21		ŌĒ	Output enable input (active LOW)
22		S _{BA}	Select 'B' to 'A' source input
23		CP _{BA}	'B' to 'A' clock input (LOW-to-HIGH, edge-triggered)
24	4.	Vcc	Positive supply voltage
136	3 ^克	h.ch	

FUNCTION TABLE

INPUTS			DATA	. I/O *	FUNCTION			
OE	DIR	CP _{AB}	СРВА	S _{AB}	S _{BA}	A ₀ to A ₇	B ₀ to B ₇	rononon
X	X X	↑ X	X	X X	X	input un *	un * input	store A, B unspecified * store B, A unspecified *
H H	X	↑ H or L	↑ H or L	X	X X	input	input	store A and B data, isolation hold storage
L L	L L	X X	X H or L	X X	Н	output	input	real-time B data to A bus stored B data to A bus
L L	H H	X H or L	X	L H	X X	input	output	real-time A data to B bus stored A data to B bus

The data output functions may be enabled or disabled by various signals at the $\overline{\text{OE}}$ and DIR inputs. Data input functions are always enabled, i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock inputs.

= unspecified = HIGH voltage level = LOW voltage level un. H L X


= Don't care

= LOW-to-HIGH level transition


Octal bus transceiver/register (3-State)

74LVC646A


LOGIC SYMBOL



FUNCTIONAL DIAGRAM




LOGIC SYMBOL (IEEE/IEC)



Octal bus transceiver/register (3-State)

74LVC646A

LOGIC DIAGRAM



Octal bus transceiver/register (3-State)

74LVC646A

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIM	UNIT	
31MBOL	TANAMETER	CONDITIONS	MIN	MAX	ONII
V _{CC}	DC supply voltage (for max. speed performance)		2.7	3.6	V
\vec{vcc}	DC supply voltage (for low-voltage applications)		1.2	3.6	v
VI	DC input voltage range		0	5.5	V
V-	DC output voltage range; output HIGH or LOW state		0	V _{CC}	V
Vo	DC output voltage range; output 3-State		0	5.5	\ \ \
T _{amb}	Operating free-air temperature range		-40	+85	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage	4, 15, 10	-0.5 to +6.5	V
I _{IK}	DC input diode current	V ₁ < 0	-50	mA
VI	DC input voltage	Note 2	-0.5 to +6.5	V
I _{OK}	DC output diode current	$V_{\rm O} > V_{\rm CC}$ or $V_{\rm O} < 0$	±50	mA
V-	DC output voltage; output HIGH or LOW	Note 2	-0.5 to V _{CC} +0.5	
Vo	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	1 °
Ιο	DC output diode current	$V_0 = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		±100	mA
T _{stg}	Storage temperature range		-65 to +150	°C
Ртот	Power dissipation per package – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

NOTES:

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal bus transceiver/register (3-State)

74LVC646A

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

			L	UNIT		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -			
			MIN	TYP ¹	MAX	1
M	LHCLI lovel langut veltage	V _{CC} = 1.2V	V _{CC}			V
V_{IH}	HIGH level Input voltage	V _{CC} = 2.7 to 3.6V	2.0			1 °
	LOW love land to the me	V _{CC} = 1.2V			GND	V
V_{IL}	LOW level Input voltage	V _{CC} = 2.7 to 3.6V			0.8	1 °
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	V _{CC} - 0.5			
V	LUCLI level entrutualte e	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \mu A$	V _{CC} - 0.2	V _{CC}		
VOH	V _{OH} HIGH level output voltage	$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -18$ mA	V _{CC} - 0.6			1 '
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24$ mA	V _{CC} -0.8			1
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12mA$			0.40	
V_{OL}	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		GND	0.20	V
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 24mA$			0.55	1
I _I	Input leakage current	$V_{CC} = 3.6V$; $V_I = 5.5V$ or GND Not for I/O pins		± 0.1	±5	μΑ
I _{IHZ} /I _{ILZ}	Input current for common I/O pins	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND		± 0.1	±15	μΑ
l _{OZ}	3-State output OFF-state current	$V_{CC} = 3.6V$; $V_I = V_{IH}$ or V_{IL} ; $V_O = 5.5V$ or GND		0.1	±10	μΑ
I _{OFF}	Power off leakage current	$V_{CC} = 0.0V; V_1 \text{ or } V_0 = 5.5V$		0.1	±10	μΑ
I _{CC}	Quiescent supply current	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND; $I_O = 0$		0.1	10	μΑ
ΔI_{CC}	Additional quiescent supply current per input pin	$V_{CC} = 2.7V \text{ to } 3.6V; V_I = V_{CC} - 0.6V; I_O = 0$		5	500	μА

NOTES:1. All typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25^{\circ}C$.

Octal bus transceiver/register (3-State)

74LVC646A

AC CHARACTERISTICS

GND = 0 V; $t_{\rm f}$ = $t_{\rm f}$ \leq 2.5 ns; $C_{\rm L}$ = 50 pF

			LIMITS						
SYMBOL	PARAMETER	WAVEFORM	V _{CC}	= 3.3V ±0	0.3V	V _{CC} =	= 2.7V	V _{CC} = 1.2V	UNIT
			MIN	TYP ¹	MAX	MIN	MAX	TYP	
t _{PHL} /t _{PLH}	Propagation delay An, Bn to Bn, An	Figures 1, 6	1.5	3.9	6.8	1.5	7.8	15	ns
t _{PHL} /t _{PLH}	Propagation delay CP _{AB} , CP _{BA} to B _n , A _n	Figures 2, 6	1.5	4.6	7.6	1.5	8.6	19	ns
t _{PHL} /t _{PLH}	Propagation delay S _{AB} , S _{BA} to B _n , A _n	Figures 3, 6	1.5	4.9	8.5	1.5	9.5	19	ns
t _{PZH} /t _{PZL}	3-State output enable time OEn to An, Bn	Figures 4, 6	1.5	4.5	7.8	1.5	8.8	20	ns
t _{PHZ} /t _{PLZ}	3-State output disable time OEn to An, Bn	Figures 4, 6	1.5	3.9	6.1	1.5	7.1	10	ns
t _{PZH} /t _{PZL}	3-State output enable time DIR to An, Bn	Figures 5, 6	1.5	4.6	7.9	1.5	8.9	20	ns
t _{PHZ} /t _{PLZ}	3-State output disable time DIR to An, Bn	Figures 5, 6	1.5	3.5	6.0	1.5	7.0	12	ns
t _W	Clock pulse width HIGH or LOW CP _{AB} or CP _{BA}	Figure 1, 3	3.3	1.9	1.	3.3	_	-	ns
t _{su}	Set-up time An, Bn to CP _{AB} , CP _{BA}	Figure 2	1.6	0.35	_	1.6	_	-	ns
t _h	Hold time An, Bn to CP _{AB} , CP _{BA}	Figure 2	1.0	-0.3	-	1.0	_	-	ns
f _{max}	Maximum clock pulse frequency	Figure 2	150	250	-	125	_	-	ns

NOTE:

1. These typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25^{\circ}C$.

Octal bus transceiver/register (3-State)

74LVC646A

AC WAVEFORMS

 $V_M = 1.5V$ at $V_{CC} \ge 2.7V$ $V_{\rm M} = 0.5 V * V_{\rm CC}$ at $V_{\rm CC} < 2.7 V$

 V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.

 $V_X = V_{OL} + 0.3V$ at $V_{CC} \ge 2.7V$

 $V_X = V_{OL} + 0.1 V_{CC}$ at $V_{CC} < 2.7 V_{CC}$ $V_Y = V_{OH} - 0.3 V_{CC}$ at $V_{CC} \ge 2.7 V_{CC}$ $V_Y = V_{OH} - 0.1 V_{CC}$ at $V_{CC} < 2.7 V_{CC}$




Figure 1. Input An, Bn to output Bn, An propagation delays.




Figure 2. A_n , B_n to CP_{AB} , CP_{BA} set-up and hold times, clock CPAB, CPBA pulse width, maximum clock pulse frequency and the $\text{CP}_{\text{AB}}, \text{CP}_{\text{BA}}$ to output $\textbf{B}_{\text{n}}, \textbf{A}_{\text{n}}$ propagation delays.




Figure 3. Input S_{AB} , S_{BA} to output B_n , A_n propagation delay times.




Figure 4. Input $\overline{\text{OE}}$ to output A_n, B_n 3-State enable and disable times.

Octal bus transceiver/register (3-State)

74LVC646A

AC WAVEFORMS (Continued)

 V_M = 1.5V at $V_{CC} \ge 2.7V$ V_M = 0.5V * V_{CC} at $V_{CC} < 2.7V$

 V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.

 $V_X = V_{OL} + 0.3V$ at $V_{CC} \ge 2.7V$

 $V_X = V_{OL} + 0.1 V_{CC}$ at $V_{CC} < 2.7 V_{CC}$ $V_Y = V_{OH} - 0.3 V_{CC}$ at $V_{CC} \ge 2.7 V_{CC}$ $V_Y = V_{OH} - 0.1 V_{CC}$ at $V_{CC} < 2.7 V_{CC}$





Figure 5. Input DIR to output A_n , B_n 3-State enable and disable times.

TEST CIRCUIT




T. Com. Ch Figure 6. Load circuitry for switching times.

Octal bus transceiver/register (3-State)

74LVC646A


APPLICATION INFORMATION






(1)	(14)	(28)	(16)	(27)	(15)
ŌĒ	DIR	CP_AB	CP _{BA}	S _{AB}	S _{BA}
L	L	X	X	X	L

Storage from A, B or A and B




(1)	(14)	(28)	(16)	(27)	(15)
OE	DIR	CPAB	CP_{BA}	S_{AB}	S_{BA}
X	X	\uparrow	Χ	X	X
X	Χ	Χ	\uparrow	X	L
Н	X	\uparrow	\uparrow	X	X

Real-time transfer; bus A to bus B



(1)	(14)	(28)	(16)	(27)	(15)
ŌĒ	DIR	CP_AB	CP_BA	S_{AB}	S_{BA}
L	Н	X	X	L	Χ

Transfer storage data to A or B




(1)	(14)	(28)	(16)	(27)	(15)
ŌĒ	DIR	CP_AB	CP_BA	S_{AB}	S_{BA}
L	L	X	H or L	Χ	Н
L	Н	H or L	X	Н	Х

Octal bus transceiver/register (3-State)

74LVC646A

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



UNIT	A max.	Α1	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE	
SOT163-1	075E04	MS-013AC				-92-11-17 95-01-24	

Octal bus transceiver/register (3-State)

74LVC646A

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.


OUTLINE		EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT339-1		MO-150AE				-93-09-08 95-02-04	

Octal bus transceiver/register (3-State)

74LVC646A

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT360-1		MO-153AC			-93-06-16 95-02-04

Octal bus transceiver/register (3-State)

74LVC646A

NOTES



Octal bus transceiver/register (3-State)

74LVC646A

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 08-98

Document order number: 9397-750-04516

Let's make things better.





