

April 1988 Revised July 1999

74F10

Triple 3-Input NAND Gate

General Description


This device contains three independent gates, each of which performs the logic NAND function.

Ordering Code:


Order Number	Package Number	Package Description
74F10SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F10SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F10PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Logic Symbol



Connection Diagram



Unit Loading/Fan Out

Pin Names	Deceriation	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
A _n , B _n , C _n	Inputs	1.0/1.0	20 μA/-0.6 mA	
Ō _n	Outputs	50/33.3	-1 mA/20 mA	

Absolute Maximum Ratings(Note 1)

Storage Temperature -65°C to +150°C Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +150°C V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V -0.5V to +7.0VInput Voltage (Note 2)

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

–0.5V to $V_{\mbox{\footnotesize CC}}$ Standard Output 3-STATE Output -0.5V to +5.5V

Current Applied to Output

twice the rated I_{OL} (mA) in LOW State (Max)

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to $+70^{\circ}\text{C}$ +4.5V to +5.5VSupply Voltage

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Symbol	Parameter	Min	Тур	Max	Units	V _{CC}	Conditions	
V _{IH}	Input HIGH Voltage	2.0			V	100	Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage			0.8	V	-1	Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = −18 mA	
V _{OH}	Output HIGH 10% V _{CC}	2.5	30	22	V	Min	$I_{OH} = -1 \text{ mA}$	
	Voltage 5% V _{CC}	2.7	1 CE		Cha.		$I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW 10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA	
	Voltage						10L - 20 IIIA	
I _{IH}	Input HIGH	A = V		5.0	μА	Max	V _{IN} = 2.7V	
	Current						v IN = 2.7 v	
I _{BVI}	Input HIGH Current			7.0	μА	Max	V _{IN} = 7.0V	
	Breakdown Test						VIN = 1.0 V	
I _{CEX}	Output HIGH			50	μА	Max	$V_{OUT} = V_{CC}$	
	Leakage Current			30	μΑ	IVICA		
V _{ID}	Input Leakage	4.75			V	0.0	$I_{ID} = 1.9 \mu A$	
	Test					0.0	All other pins grounded	
I _{OD}	Output Leakage			3.75	μΑ	0.0	V _{IOD} = 150 mV	
	Circuit Current					0.0	All other pins grounded	
I _{IL}	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$	
Ios	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V	
I _{CCH}	Power Supply Current		1.4	2.1	mA	Max	V _O = HIGH	
I _{CCL}	Power Supply Current		5.1	7.7	mA	Max	$V_O = LOW$	


AC Electrical Characteristics

Symbol		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = -55^{\circ}C$	to +125°C	$T_A = 0$ °C to +70°C			
	Parameter				V _{CC} = +5.0V C _L = 50 pF		V _{CC} = +5.0V C _L = 50 pF		Units	
Symbol										
		Min	Тур	Max	Min	Max	Min	Max	1	
t _{PLH}	Propagation Delay	2.4	3.7	5.0	2.0	7.0	2.4	6.0		
t _{PHL}	A_n , B_n , C_n to \overline{O}_n	1.5	3.2	4.3	1.5	6.5	1.5	5.3	ns	



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)





14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com