

April 1988 Revised September 2000

#### 74F253

### **Dual 4-Input Multiplexer with 3-STATE Outputs**

#### **General Description**

The 74F253 is a dual 4-input multiplexer with 3-STATE outputs. It can select two bits of data from four sources using common select inputs. The output may be individually switched to a high impedance state with a HIGH on the respective Output Enable  $(\overline{\text{OE}})$  inputs, allowing the outputs to interface directly with bus oriented systems.

#### **Features**


- Multifunction capability
- Non-inverting 3-STATE outputs


#### **Ordering Code:**

Order Number	Package Number	Package Description
74F253SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F253SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F253PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbols**





#### **Connection Diagram**



#### **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>
I <sub>0a</sub> –I <sub>3a</sub>	Side A Data Inputs	1.0/1.0	20 μA/–0.6 mA
I <sub>0b</sub> -I <sub>3b</sub>	Side B Data Inputs	1.0/1.0	20 μA/–0.6 mA
S <sub>0</sub> -S <sub>1</sub>	Common Select Inputs	1.0/1.0	20 μA/–0.6 mA
<del>OE</del> a	Side A Output Enable Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA
ΘE <sub>b</sub>	Side B Output Enable Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA
Z <sub>a</sub> , Z <sub>b</sub>	3-STATE Outputs	150/40(33.3)	-3 mA/24 mA (20 mA)

#### **Functional Description**

This device contains two identical 4-input multiplexers with 3-STATE outputs. They select two bits from four sources selected by common Select inputs  $(S_0, S_1)$ . The 4-input multiplexers have individual Output Enable  $(\overline{OE}_a, \overline{OE}_b)$ inputs which, when HIGH, force the outputs to a high impedance (High Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$\begin{split} Z_a &= \overline{OE}_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + I_{2a} \bullet S_1 \bullet S_0) \\ & I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0) \\ Z_b &= \overline{OE}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet S_0) \end{split}$$

If the outputs of 3-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-STATE devices whose outputs are tied together are designed so that there is no overlap.


#### **Truth Table**

_	elect puts	Data Inputs				Output Enable	Output	
S <sub>0</sub>	S <sub>1</sub>	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	l <sub>3</sub>	OE	Z	
Х	Х	Χ	X	X	Χ	Н	Z	
L	L	L	X	X	Χ	L	L	
L	L	抽	X	X	Χ	L	Н	
Н	Lije.	Χ	L.	X	X	L	L	
4	& T	je.	_ (	<b>6.</b>				
TH'	L.	Χ	H	Х	Χ	L	Н	
L.	H	Χ	Х	L	Χ	L	L	
L	H	Х	X	Н	Χ	L	Н	
H	Н	Х	X	Χ	L	L	L	
Н	Н	Х	Χ	Χ	Н	L	Н	

Address inputs S<sub>0</sub> and S<sub>1</sub> are common to both sections.

- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

#### Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**(Note 1)

-65°C to +150°C

 $\begin{array}{lll} \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{V}_{CC} \mbox{ Pin Potential to Ground Pin} & -0.5\mbox{V to } +7.0\mbox{V} \\ \end{array}$ 

 $\begin{array}{cc} \text{Input Voltage (Note 2)} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Current (Note 2)} & -30 \text{ mA to } +5.0 \text{ mA} \end{array}$ 

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

Storage Temperature

Standard Output -0.5V to  $V_{CC}$ 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated  $I_{OL}$  (mA) ESD Last Passing Voltage (Min) 4000V

## Recommended Operating Conditions

Free Air Ambient Temperature  $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ Supply Voltage +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

3\_

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


#### **DC Electrical Characteristics**


Symbol	Parameter	•	Min	Тур	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage	9			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5				7.	I <sub>OH</sub> = -1 mA
	Voltage	10% V <sub>CC</sub>	2.4		1 440	CV P	Min	$I_{OH} = -3 \text{ mA}$
		5% V <sub>CC</sub>	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA}$
		5% V <sub>CC</sub>	2.7		1			$I_{OH} = -3 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>	. 11		0.5	V	Min	I <sub>OL</sub> = 24 mA
I <sub>IH</sub>	Input HIGH				5.0		Max	V = 2.7V
	Current				5.0	V Recognized as a HIGH V Min I <sub>IN</sub> = -18 mA I <sub>OH</sub> = -1 mA I <sub>OH</sub> = -1 mA I <sub>OH</sub> = -3 mA I <sub>OH</sub> = -3 mA V Min I <sub>OH</sub> = -3 mA V Min I <sub>OH</sub> = 24 mA  μΑ Max V <sub>IN</sub> = 2.7V  μΑ Max V <sub>IN</sub> = 7.0V  μΑ Max V <sub>OUT</sub> = V <sub>CC</sub> V 0.0 I <sub>ID</sub> = 1.9 μA All Other Pins Grounder	V <sub>IN</sub> = 2.7 V	
I <sub>BVI</sub>	Input HIGH Current				7.0		Max	V = 7 0V
	Breakdown Test				7.0	μΑ	IVIAX	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH				50		Max	V
	Leakage Current				30	μΑ	IVIAX	VOUT - VCC
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$
	Test		4.75			•	0.0	All Other Pins Grounded
I <sub>OD</sub>	Output Leakage				3.75	пΔ	0.0	V <sub>IOD</sub> = 150 mV
	Circuit Current				3.73	μΑ	0.0	All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
I <sub>OZH</sub>	Output Leakage Current				50	μΑ	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current				-50	μΑ	Max	V <sub>OUT</sub> = 0.5V
los	Output Short-Circuit Current		-60		-150	–150 m∆	May	$V_{OUT} = 0V$
			-100		-225		IVIOA	$V_{OUT} = 0V$
I <sub>ZZ</sub>	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = V_{CC}$
I <sub>CCH</sub>	Power Supply Current			11.5	16	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current			16	23	mA	Max	$V_O = LOW$
I <sub>CCZ</sub>	Power Supply Current			16	23	mA	Max	V <sub>O</sub> = HIGH Z

	Parameter		T <sub>A</sub> = +25°C			$T_A = -55^{\circ}C$ to $+125^{\circ}C$		$T_A = 0$ °C to +70°C	
Symbol			$V_{CC}=5.0V$	•	$V_{CC}=5.0V$		$V_{CC}=5.0V$		Uni
			$C_L = 50 \text{ pF}$			$C_L = 50 \text{ pF}$		$C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	4.5	8.5	11.5	3.5	15.0	4.5	13.0	
t <sub>PHL</sub>	$S_n$ to $Z_n$	3.0	6.5	9.0	2.5	11.0	3.0	10.0	
t <sub>PLH</sub>	Propagation Delay	3.0	5.5	7.0	2.5	9.0	3.0	8.0	
t <sub>PHL</sub>	$I_n$ to $Z_n$	2.5	4.5	6.0	2.5	8.0	2.5	7.0	ns
t <sub>PZH</sub>	Output Enable Time	3.0	6.0	8.0	2.5	10.0	3.0	9.0	
$t_{PZL}$		3.0	6.0	8.0	2.5	10.0	3.0	9.0	
t <sub>PHZ</sub>	Output Disable Time	2.0	3.7	5.0	2.0	6.5	2.0	6.0	-
$t_{PLZ}$		2.0	4.4	6.0	2.0	8.0	2.0	7.0	



# Physical Dimensions inches (millimeters) unless otherwise noted $\frac{0.228 - 0.244}{(5.791 - 6.198)}$ 8° MAX TYP ALL LEADS SEATING Plane 0.008 - 0.010 (0.203 - 0.254) TYP ALL LEADS 0.016 - 0.050 (0.406 - 1.270) TYP ALL LEADS M16A (REV H) 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com