INTEGRATED CIRCUITS

DATA SHEET



74LVT374

3.3V Octal D-type flip-flop; positive-edge trigger (3-State)

Product specification Supersedes data of 1996 Feb 08 IC23 Data Handbook





3.3V Octal D-type flip-flop; positive-edge trigger (3-State)

74LVT374

FEATURES

- Inputs and outputs on opposite side of package allow easy interface to microprocessors
- 3-State outputs for bus interfacing
- Common output enable
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Power-up 3-State
- Power-up reset
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74LVT374 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74LVT374 is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (OE) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable ($\overline{\text{OE}}$) controls all eight 3-State buffers independent of the clock operation.

When $\overline{\text{OE}}$ is Low, the stored data appears at the outputs. When $\overline{\text{OE}}$ is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	PARAMETER CONDITIONS T _{amb} = 25°C; GND = 0V				
t _{PLH} t _{PHL}	Propagation delay CP to Qn	C _L = 50pF; V _{CC} = 3.3V	3.2 3.5	ns		
C _{IN}	Input capacitance	$V_1 = 0V \text{ or } 3.0V$	4	pF		
C _{OUT}	Output capacitance	Outputs disabled; V _{I/O} = 0V or 3.0V	7	pF		
I _{CCZ}	Total supply current	Outputs disabled; V _{CC} = 3.6V	0.13	mA		

ORDERING INFORMATION

ONDENING IN ONMATION				
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
20-Pin Plastic SOL	–40°C to +85°C	74LVT374 D	74LVT374 D	SOT163-1
20-Pin Plastic SSOP Type II	–40°C to +85°C	74LVT374 DB	74LVT374 DB	SOT339-1
20-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVT374 PW	74LVT374PW DH	SOT360-1

PIN CONFIGURATION




PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	ŌĒ	Output enable input (active-Low)
3, 4, 7, 8, 13, 14, 17, 18	D0-D7	Data inputs
2, 5, 6, 9, 12, 15, 16, 19	Q0-Q7	Data outputs
11	CP	Clock pulse input (active rising edge)
10	GND	Ground (0V)
20	V _{CC}	Positive supply voltage


3.3V Octal D-type flip-flop; positive-edge trigger (3-State)

74LVT374

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

	INPUTS		INTERNAL	OUTPUTS	OPERATING MODE			
ŌĒ	СР	Dn	REGISTER	Q 0 – Q7	OF EXALING MODE			
L	↑	- 1			Load and read register			
L	↑	h	Н	Н	Luau anu reau register			
L	1	Х	NC	NC	Hold			
Н	X	X	NC	Z	Disable outputs			

High voltage level

High voltage level one set-up time prior to the Low-to-High clock transition Low voltage level


Low voltage level one set-up time prior to the Low-to-High clock transition

Don't care

High impedance "off" state

Low-to-High clock transition not a Low-to-High clock transition

LOGIC DIAGRAM



3.3V Octal D-type flip-flop; positive-edge trigger (3-State)

74LVT374

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT	
V _{CC}	DC supply voltage		-0.5 to +4.6	V	
I _{IK}	DC input diode current	V ₁ < 0	-50	mA	
VI	DC input voltage ³		−0.5 to +7.0	V	
I _{OK}	DC output diode current	V _O < 0	-50	mA	
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V	
	DC custout current	Output in Low state	128	mA	
Гоит	DC output current	Output in High state	-64		
T _{stg}	Storage temperature range		-65 to 150	°C	

NOTES:

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS	UNIT
STWIBUL	PARAMETER	MIN	MAX	UNIT
V _{CC}	DC supply voltage	2.7	3.6	V
VI	Input voltage	0	5.5	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
	Low-level output current		32	^
I _{OL}	Low-level output current; current duty cycle ≤ 50%, f ≥ 1kHz		64	mA mA
Δt/Δv	Input transition rise or fall rate; outputs enabled		10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

3.3V Octal D-type flip-flop; positive-edge trigger (3-State)

74LVT374

DC ELECTRICAL CHARACTERISTICS

			LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	Temp =	UNIT			
			MIN	TYP ¹	MAX	1AX	
V _{IK}	Input clamp voltage	$V_{CC} = 2.7V; I_{IK} = -18mA$		-0.9	-1.2	٧	
		$V_{CC} = 2.7 \text{ to } 3.6 \text{V}; I_{OH} = -100 \mu\text{A}$	V _{CC} -0.2	V _{CC} -0.1			
V_{OH}	High-level output voltage	V _{CC} = 2.7V; I _{OH} = -8mA	2.4	2.5		٧	
		V _{CC} = 3.0V; I _{OH} = -32mA	2.0	2.2		1	
		$V_{CC} = 2.7V; I_{OL} = 100\mu A$		0.1	0.2		
		V _{CC} = 2.7V; I _{OL} = 24mA		0.3	0.5	1	
V_{OL}	Low-level output voltage	V _{CC} = 3.0V; I _{OL} = 16mA		0.25	0.4	V	
		V _{CC} = 3.0V; I _{OL} = 32mA		0.3	0.5	1	
		V _{CC} = 3.0V; I _{OL} = 32mA V _{CC} = 3.0V; I _{OL} = 64mA		0.4	0.55	1	
V _{RST}	Power-up output low voltage ⁵	$V_{CC} = 3.6V$; $I_O = 1mA$; $V_I = GND$ or V_{CC}		0.13	0.55	٧	
		V _{CC} = 0 or 3.6V; V _I = 5.5V		1	10		
	Input looks as surrent	$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}$ Control pins		±0.1	±1	μА	
I _I	Input leakage current	$V_{CC} = 3.6V$; $V_{\parallel} = V_{CC}$ Data pins ⁴		0.1	1		
		$V_{CC} = 3.6V; V_1 = 0$		-1	-5		
I _{OFF}	Output off current	$V_{CC} = 0V$; V_I or $V_O = 0$ to 4.5V		1	±100	μΑ	
		$V_{CC} = 3V; V_1 = 0.8V$	75	150			
I _{HOLD}	Bus Hold current A inputs ⁷	$V_{CC} = 3V; V_I = 2.0V$	-75	-150		μΑ	
		V _{CC} = 0V to 3.6V; V _{CC} = 3.6V	±500			_	
I_{EX}	Current into an output in the High state when V _O > V _{CC}	$V_{O} = 5.5V; V_{CC} = 3.0V$		60	125	μА	
I _{PU/PD}	Power up/down 3-State output current ³	$V_{CC} \le 1.2V$; $V_O = 0.5V$ to V_{CC} ; $V_I = GND$ or V_{CC} ; $OE/OE = Don't$ care		1	±100	μΑ	
I _{OZH}	3-State output High current	V_{CC} = 3.6V; V_{O} = 3V; V_{I} = V_{IL} or V_{IH}		1	5	μΑ	
I _{OZL}	3-State output Low current	V_{CC} = 3.6V; V_{O} = 0.5V; V_{I} = V_{IL} or V_{IH}		1	-5	μΑ	
I _{CCH}		$V_{CC} = 3.6V$; Outputs High, $V_I = GND$ or V_{CC} , $I_{O} = 0$		0.13	0.19		
I _{CCL}	Quiescent supply current ³	V_{CC} = 3.6V; Outputs Low, V_I = GND or V_{CC} , I_O = 0		3	12	mA	
I _{CCZ}	1	$V_{CC} = 3.6V$; Outputs Disabled; $V_I = GND$ or V_{CC} , $I_{O} = 0^6$		0.13	0.19	1	
Δl _{CC}	Additional supply current per input pin ²	V_{CC} = 3V to 3.6V; One input at V_{CC} -0.6V, Other inputs at V_{CC} or GND		0.1	0.2	mA	

NOTES:

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.
 This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND
 This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T_{amb} = 25°C only.
 Unused pins at V_{CC} or GND.
 For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

- 6. I_{CCZ} is measured with outputs pulled to V_{CC} or down to GND.
 7. This is the bus hold overdrive current required to force the input to the opposite logic state.

3.3V Octal D-type flip-flop; positive-edge trigger (3-State)

74LVT374

AC CHARACTERISTICS

GND = 0V, t_R = t_F = 2.5ns, C_L = 50pF, R_L = 500 Ω ; T_{amb} = -40°C to +85°C.

SYMBOL	PARAMETER	WAVEFORM	V _C	$_{ m C}$ = 3.3V \pm 0	.3V	V _{CC} =	UNIT	
			MIN	TYP ¹	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	1	125	200		125		ns
t _{PLH} t _{PHL}	Propagation delay CP to Qn	1	1.7 2.2	3.2 3.5	5.1 5.2		5.8 5.5	ns
t _{PZH} t _{PZL}	Output enable time to High and Low level	3 4	1.5 2.0	3.2 3.4	5.3 5.2		7.3 6.1	ns
t _{PHZ} t _{PLZ}	Output disable time from High and Low level	3 4	1.9 2.0	4.3 3.4	6.7 5.1		7.1 5.1	ns

NOTE:


AC SETUP REQUIREMENTS

GND = 0V, t_R = t_F = 2.5ns, C_L = 50pF, R_L = 500 Ω ; T_{amb} = -40°C to +85°C.


SYMBOL	PARAMETER	WAVEF	ORM	$V_{CC} = 3.$	$3V \pm 0.3V$	V _{CC} = 2.7V	UNIT
			20 75	MIN	TYP	MIN	
t _S (H) t _S (L)	Setup time, High or Low, Dn to CP	2	132	2.0 2.0	0.7 0.7	2.0 2.0	ns
T _H (H) T _H (L)	Hold time, High or Low, Dn to CP	2	1.0	0.3 0.3	-0.5 -0.5	0 0	ns
T _W (H)	CP pulse width High or Low	1		1.5 2.5	0.8 1.7	1.5 3.0	ns

AC WAVEFORMS


 $V_{M} = 1.5V, V_{IN} = GND \text{ to } 3.0V$




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency



Waveform 2. Data Setup and Hold Times



Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

^{1.} All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

3.3V Octal D-type flip-flop; positive-edge trigger (3-State)

74LVT374

TEST CIRCUIT AND WAVEFORM



SWITCH POSITION

TEST	SWITCH
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	6V
t _{PHZ} /t _{PZH}	GND

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

A A	養物	PUT PULSE R		MENTS	
FAMILY	Amplitude	Rep. Rate	t _W	t _R	t _F
74LVT	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns

V_M = 1.5V Input Pulse Definition


SV00092

3.3V Octal D-type flip-flop; positive-edge trigger (3-State)

74LVT374

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	А3	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	o°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013AC			-95-01-24 97-05-22

3.3V Octal D-type flip-flop; positive-edge trigger (3-State)

74LVT374

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



DIMENSIONS (mm are the original dimensions)

	,					,												
UNIT	A max.	Α1	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT339-1		MO-150AE			-93-09-08 95-02-04

3.3V Octal D-type flip-flop; positive-edge trigger (3-State)

74LVT374

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUEDATE
SOT360-1		MO-153AC			93-06-16 95-02-04

3.3V Octal D-type flip-flop; positive-edge trigger (3-State)

74LVT374

NOTES



3.3V Octal D-type flip-flop; positive-edge trigger (3-State)

74LVT374

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03535

Let's make things better.





