

March 1994 Revised May 2005

# **74ABT16373 16-Bit Transparent D-Type Latch with 3-STATE Outputs**

### **General Description**

The ABT16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable  $\overline{(OE)}$  is LOW. When  $\overline{OE}$  is HIGH, the outputs are in high Z state.

#### **Features**

- Separate control logic for each byte
- 16-bit version of the ABT373
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Guaranteed latch-up protection

#### **Ordering Code:**

Order Number	Package Number	Package Description
74ABT16373CSSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ABT16373CMTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6,1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

# **Logic Symbol**



# **Pin Descriptions**

Pin Names	Description				
$\overline{OE}_n$	Output Enable Input (Active LOW)				
LE <sub>n</sub>	Latch Enable Input				
D <sub>0</sub> -D <sub>15</sub>	Data Inputs				
O <sub>0</sub> -O <sub>15</sub>	Outputs				

### **Connection Diagram**



## **Functional Description**

The ABT16373 contains sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LEn) input is HIGH, data on the  $\boldsymbol{D}_{\boldsymbol{n}}$  enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its D input changes. When LEn is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE<sub>n</sub>. The 3-STATE standard outputs are controlled by the Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{\rm OE}_{\rm n}$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

#### **Truth Tables**


	Inputs		Outputs
LE <sub>1</sub>	OE <sub>1</sub>	D <sub>0</sub> -D <sub>7</sub>	O <sub>0</sub> -O <sub>7</sub>
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Χ	(Previous)


	Inputs	Outputs	
LE <sub>2</sub>	OE <sub>2</sub>	D <sub>8</sub> -D <sub>15</sub>	O <sub>8</sub> -O <sub>15</sub>
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	_ X	(Previous)

- H = HIGH Voltage Level H = HIGH Voltage Leve

X = Immaterial
Z = High Impedance
Previous = previous output prior to HIGH-to-LOW transition of LE

# **Logic Diagrams**





-40°C to +85°C

+4.5V to +5.5V

50 mV/ns

20 mV/ns

# **Absolute Maximum Ratings**(Note 1)

# **Recommended Operating Conditions**

Free Air Ambient Temperature

Supply Voltage

Data Input

Enable Input

-65°C to +150°C Storage Temperature

Ambient Temperature under Bias -55°C to +125°C Junction Temperature under Bias -55°C to +150°C

V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0V Minimum Input Edge Rate ( $\Delta V/\Delta t$ )

Input Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2)  $-30\ mA$  to  $+5.0\ mA$ 

Voltage Applied to Any Output

in the Disabled or

Power-Off State -0.5V to +5.5V in the HIGH State –0.5V to  $V_{\mbox{\footnotesize CC}}$ 

Current Applied to Output

in LOW State (Max) twice the rated  $I_{OL}$  (mA) DC Latchup Source Current: OE Pin -350 mA

(Across Comm Operating Range)

Other Pins

Over Voltage Latchup (I/O)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

# **DC Electrical Characteristics**

Symbol	Param	eter	Min	Тур	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0	4	CIL	V	1.	Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Vol	tage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage		2.5				Min	I <sub>OH</sub> = -3 mA
			2.0				IVIIII	$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage				0.55	V	Min	I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input HIGH Current				1	μА	Max	V <sub>IN</sub> = 2.7V (Note 3)
					1	μΛ	IVIAX	$V_{IN} = V_{CC}$
I <sub>BVI</sub>	Input HIGH Current Br	eakdown Test			7	μΑ	Max	V <sub>IN</sub> = 7.0V
I <sub>IL</sub>	Input LOW Current				-1	μА	Max	V <sub>IN</sub> = 0.5V (Note 3)
				-1	μΛ	IVIAX	$V_{IN} = 0.0V$	
V <sub>ID</sub>	Input Leakage Test		4.75			V	0.0	$I_{ID} = 1.9 \mu A$
								All Other Pins Grounded
I <sub>OZH</sub>	Output Leakage Curre	nt			10	μА	0 – 5.5V	V <sub>OUT</sub> = 2.7V; <del>OE</del> = 2.0V
I <sub>OZL</sub>	Output Leakage Curre	nt			-10	μА	0 – 5.5V	V <sub>OUT</sub> = 0.5V; <del>OE</del> = 2.0V
Ios	Output Short-Circuit Co	urrent	-100		-275	mA	Max	V <sub>OUT</sub> = 0.0V
I <sub>CEX</sub>	Output HIGH Leakage	Current			50	μΑ	Max	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>ZZ</sub>	Bus Drainage Test				100	μΑ	0.0	V <sub>OUT</sub> = 5.5V; All Others GND
I <sub>CCH</sub>	Power Supply Current				2.0	mA	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current				62	mA	Max	All Outputs LOW
I <sub>CCZ</sub>	Power Supply Current				2.0	mA	Max	OE = V <sub>CC</sub>
								All Others at V <sub>CC</sub> or GND
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input	Outputs Enabled			2.5	mA		$V_I = V_{CC} - 2.1V$
		Outputs 3-STATE			2.5	mA	Max	Enable Input V <sub>I</sub> = V <sub>CC</sub> - 2.1V
		Outputs 3-STATE			2.5	mA		Data Input V <sub>I</sub> = V <sub>CC</sub> - 2.1V
								All Others at V <sub>CC</sub> or GND
I <sub>CCD</sub>	Dynamic I <sub>CC</sub> No Load				0.15	mA/		Outputs Open, LE = V <sub>CC</sub>
	(Note 3)			MHz		Max	OE = GND, (Note 4)	
							One Bit Toggling, 50% Duty Cycle	

Note 3: Guaranteed, but not tested.

Note 4: For 8 bits toggling,  $I_{CCD} < 0.8 \ mA/MHz.$ 

# **AC Electrical Characteristics**

Symbol	Parameter	$T_A = +25$ °C $V_{CC} = +5.0V$ $C_1 = 50 \text{ pF}$			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_1 = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.4		5.6	1.4	5.6	
t <sub>PHL</sub>	D <sub>n</sub> to O <sub>n</sub>	1.4		5.6	1.4	5.6	ns
t <sub>PLH</sub>	Propagation Delay	1.7		6.0	1.7	6.0	no
t <sub>PHL</sub>	LE to O <sub>n</sub>	1.7		5.5	1.7	5.5	ns
t <sub>PZH</sub>	Output Enable Time	1.1		6.1	1.1	6.1	
t <sub>PZL</sub>		1.5		5.6	1.5	5.6	ns
t <sub>PHZ</sub>	Output Disable Time	2.4		7.1	2.4	7.1	
t <sub>PLZ</sub>		1.6		6.5	1.6	6.5	ns

# **AC Operating Requirements**


(SOIC and SSOP Packages)

Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$	V <sub>CC</sub> = 4.5	$T_A = -40$ °C to +85°C $V_{CC} = 4.5$ V to 5.5V $C_L = 50$ pF		
		Min	Тур Мах	Min	Max		
fTOGGLE	Maximum Toggle Frequency		100			MHz	
t <sub>S</sub> (H)	Setup Time, HIGH	1.5	36	1.5			
$t_S(L)$	or LOW D <sub>n</sub> to LE	1.5	-01	1.5		ns	
t <sub>H</sub> (H)	Hold Time, HIGH	1.0	( V )	1.0			
$t_H(L)$	or LOW D <sub>n</sub> to LE	1.0		1.0		ns	
t <sub>W</sub> (H)	Pulse Width,	3.0		3.0		ne	
	LE HIGH	3.0		3.0		ns	

# Capacitance

Symbol	Parameter	Тур	Units	Conditions (T <sub>A</sub> = 25°C)
C <sub>IN</sub>	Input Capacitance	5	pF	V <sub>CC</sub> = 0V
C <sub>OUT</sub> (Note 5)	Output Capacitance	11	pF	$V_{CC} = 5.0V$

Note 5: C<sub>OUT</sub> is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.



# -B-6.10±0.10 8.10 4.05 O.2 C B A ALL LEAD TIPS O.1 C ALL LEAD TIPS -C-0.09-0.20-0.50 ⊕ 0.13(0) A B(S) C(S) 12.00' TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS R0.16 GAGE PLANE NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ED. DATE 4/97. SEATING PLANE B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. DETAIL A MTD48REVC

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com